Home > Community > Tags > Layout/help
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Layout,help

  • What is the syntax for creating pins withing SKILL

    I tried accessing the documentation, but it seems to be unavailable at my university this year. I was just wondering what the syntax for creating a pin is. I think it is dbCreatePin( ) but i don't know the parameters. Also is there a way to specify what material/metal the pin is created on?
    Posted to Custom IC Design (Forum) by JMCaJHU on Wed, Sep 16 2009
  • my problem with assura RCX

    hi,guys These days I am doing a layout,I set up vdd and gnd as input pins and label in the layout.After I run a rcx to extract the RC parasitics,backannotate and find that, the pcapacitors are displayed without the presistor, it showed "r=NA". In the CIW, it prompts no DC path warning. But...
    Posted to Custom IC Design (Forum) by mighty on Mon, Nov 10 2008
Page 1 of 1 (2 items)