Home > Community > Tags > Jack Erickson/Design Explorer
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Jack Erickson,Design Explorer

  • How Much Power Are You Leaving On The Table?

    Everybody is looking to reduce their chip's power consumption these days. Often a lot of reduction is needed in order to fit in the desired power envelope. Until now, designers of chips for wireless applications formed the majority of the power management community. These days, it is applicable to...
    Posted to Logic Design (Weblog) by Jack Erickson on Fri, Oct 23 2009
Page 1 of 1 (1 items)