Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> IntelliGen
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
Verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
IntelliGen
Accellera
AF
AOP
Aspect Oriented Programming
aspect-orieinted programming
assertion-based verification
assertions
assumed generation
Avi Behar
Axis
Cadence
Cadence VIP portfolio
CDV
CFS Vision
ClubT
CMS
constraint not enforced
constraints
coverage driven verification (CDV)
Coverage-Driven Verification
DAC
debug
Debugging
DVcon
e
e code
e language
EDA
Eliopoulos
Enterprise Manager
Enterprise Planner
eRM
ESL
events
FOSS
Funcional Verification
Functional Verification
funtional verification
garbage collection
Gauss
Gavrielov
Gen
generation
HW/SW
IEEE 1647
IES
IES-XL
Incisive
Incisive Enterprise Simulator (IES)
ISX (Incisive Software Extensions)
Low Power
MDV
metric driven verification (MDV)
Mixed Signal Verification
Multi-domain verification: HW/SW co-verification
Object Oriented Programming
OOP
Open Verification Methodology
OVM
OVM e
OVM ML
OVM-e
performance
Plan and metrics management
random generation
Register Package
Rubik's Cube
sequences
simulation
SimVision
Specman
specman elite
specman job postings
Specman/e
SVA
System Verification
SystemC
SystemVerilog
team specman
tech tips
test generation
testbench
Testbench simulation
TLM
Trailblazer
UVM
UVM-e
validation
verification
Verification IP
Verification methodology
verification reuse
verification strategy
Verisity
VIP
vManager
vPlan
vr_ad
Xuropa
Zander
Specman: An Assumed Generation Issue and its Real Root Cause
Random generation is always a complex task, and differences in results are usually very hard to debug. Besides, generation misbehavior always rings many bells in R&D :-) A customer reported a random stability issue, explaining that the generator (IntelliGen) generated different values with the same...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Mon, Jan 21 2013
My Constraint was Ignored – Is it a Tool Bug? – Part 2
In a previous post we showed some cases of user code that can cause ignored constraints, and how to debug that code using the Gen Debugger. In this post, we shall demonstrate another important example -- where the user code violates IntelliGen's coding guidelines. Incorrectly written constraints...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Mon, Jul 23 2012
Q&A: 7 Years After Verisity – How Specman and e Language Changed IC Verification
Seven years ago this month (April 2005) Cadence acquired Verisity, the pioneering verification company that developed the e language and the Specman environment. The acquisition resulted in a paradigm shift in IC verification, setting the stage for reusable verification methodologies, constrained-random...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Apr 24 2012
My Constraint was Ignored – Is it a Tool Bug? IntelliGen Gen Debugger Can Help!
The IntelliGen Gen Debugger is a powerful Specman tool that can debug any generation problem that you might face. The most obvious and common generation problem is a contradiction, but the Gen Debugger can handle various other problems, such as user errors, performance problems and unexpected generation...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Apr 24 2012
Technical Tip on How to Use HDL Assertions in e
While assertion callbacks have existed in Specman/e for several years now, several questions on their usage have surfaced recently, so here is a short refresher on their usage. ABV (Assertion Based Verification) is, more and more, becoming an important aspect of any complete verification. HDL assertions...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Wed, Sep 28 2011
If Only Carl Friedrich Gauss had IntelliGen in 1850
The N-queens issue is a challenging but standard puzzle when it comes to the world of constraint solving. It's a generalization of the 8-queens puzzle, whose description can be found in detail in Wikipedia ( http://en.wikipedia.org/wiki/Eight_queens_puzzle .) The challenge is to place N queens on...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Thu, Aug 18 2011
Specman Application Note: Improving Verification Productivity With Dynamic Load and Reseeding
Are you looking for new approaches to improve your verification productivity by 40 - 60%? Look no further... read the technical application note by Corey Goss on how to Improve Verification Productivity through Adopting Dynamic Load and Reseed Methodology. Attached is a link to the application note that...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Mar 1 2011
Performance Tips and Tricks: Coding e Ports for Enhanced Performance
This blog entry builds on last week's Tips and Tricks posting in which we discussed the usage of list.delete(0) in Tip 1. This week, we discuss a topic that is close to many users. Ports are used widely throughout the verification environment as one of the main mechanisms for interacting with HDL...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Fri, Sep 3 2010
e Verification Job Postings We’ve Seen
Specmaniacs between jobs: over the last few weeks we’ve seen job postings for verification engineering in general, and e/Specman expertise in specific, in the LinkedIn groups: “Experts in SystemVerilog/Specman/VERA/System C” “Think Verification” “HVL (SystemC/C++/Verilog...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Fri, Aug 6 2010
IntelliGen Moving Into The Spotlight With Pgen Deprecation
Specman's new Aspect Oriented Generation Engine, IntelliGen, has now been in service for several years and we have received much positive feedback from customers in terms of ease of use, solvability, coverage and performance. For more information on IntelliGen, check out the following links, as well...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Fri, Jun 25 2010
Page 1 of 4 (32 items) 1
2
3
4
Next >