Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

Intel,emulation

System to Silicon Verification – CDNLive Gives a Reality Check on How Hardware and Software Meet

Ever since switching from being a hardware/software chip developer to being an enabler with tools in EDA and embedded software, I was part of a team working towards methodologies and tools to improve the interaction of hardware and software. In December last year -- 15 years in -- I summarized a great...

Posted to System Design and Verification (Weblog) by fschirrmeister on Fri, Mar 8 2013
User Presentation: Adapting a Specman “e” Simulation Testbench to Emulation

When Intel engineers were asked to verify one of the company's largest Many Integrated Core (MIC) designs, they faced a quandary. On one hand, they wanted the visibility and debug features provided by their Specman e language simulation environment. But they also wanted the much faster speeds provided...

Posted to Industry Insights (Weblog) by rgoering on Thu, Aug 2 2012
DAC Panel Calls Off “Battle” Between Prototyping and Emulation

A Design Automation Conference (DAC) panel June 8 looked like it was destined for controversy. It was titled, "Software-Hardware Verification Battle: Prototyping vs. Emulation." But that battle didn't happen. Instead, most participants agreed that several types of hardware/software integration...

Posted to Industry Insights (Weblog) by rgoering on Tue, Jun 14 2011

Page 1 of 1 (3 items)

Popular Tags

Email

Share

Subscribe

Contact Us

Intel,emulation

System to Silicon Verification – CDNLive Gives a Reality Check on How Hardware and Software Meet

User Presentation: Adapting a Specman “e” Simulation Testbench to Emulation

DAC Panel Calls Off “Battle” Between Prototyping and Emulation

	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits