Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Industsry Insights
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Industsry Insights
16.3
28nm
3D ICs
advanced node
Allegro
application-driven
applications
Bruggeman
CDNlive
CDNLive!
CEO Panel
CES
Consumer Electronics Show
DFM
DRC
DRC Plus
DRC+
DVCon
EDA
EDA Consortium
EDA360
EDAC
embedded software
Encounter
Global Foundries
GlobalFoundries
Internet TV
lithography
Maxfield
MDV
mixed signal
Mixed-Signal
OrCad
pattern matching
Si2
Silicon Realization
SoC Realization
stacked die
Standards
system realization
SystemC
techbites
TLM
TSS
TSV
TSVs
TV
user interface
verification
yield
Warning from CES: User Interfaces Lag Hardware Features
While this year's Consumer Electronics Show (CES) spawned countless articles and blogs about tablet computers and Internet TVs, the article I found most interesting sounded a warning. Basically, it noted that user interfaces are not keeping pace with nifty hardware features, and that people aren't...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jan 12 2011
CDNLive! -- Cadence Outlines Strategies for EDA360 System, SoC and Silicon Realization
EDA360 was announced in April as a vision for the entire EDA industry. This vision of application-driven design has attracted a good deal of attention since then. What hasn't been much discussed -- yet -- is the Cadence strategy for realizing the vision. In a packed auditorium, attendees at CDNLive...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Oct 27 2010
How DRC Plus Makes DFM Easy at 28nm
Design for manufacturability (DFM) requirements have been a barrier for many design teams who are thinking about moving to lower process nodes. But can DFM actually get easier as process nodes shrink? That possibility is offered by DRC Plus (DRC+), a new technology developed by GLOBALFOUNDRIES in collaboration...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Oct 25 2010
3D IC Standards – First, Let’s Define Our Terms
There's a lot of interest in 3D ICs these days, but there are many challenges to solve before 3D IC design can move into the mainstream. One challenge is the establishment of standards for design, modeling, and manufacturability. But the starting point is likely to be something even simpler - a dictionary...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, May 10 2010
DVCon Panel: Three Ways To Minimize Verification Effort
With verification taking up more and more of the design cycle, is there any hope that verification will keep up with escalating design complexity? Yes, according to panelists at the DVCon conference Thursday Feb. 25. From the discussion, I distilled three basic approaches to improving verification productivity...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Mar 2 2010
EDAC CEO Forecast Panel: Takeaways For 2010 And Beyond
After a hard year and a half for the EDA industry and the economy in general, what's on tap for 2010 and beyond? The EDA Consortium's annual "CEO Forecast and Industry Vision" panel Feb. 18 had what I would call a "cautiously upbeat" mood, with CEOs making some interesting...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Fri, Feb 19 2010
Keynote: Little-Known Facts About The History Of Computing
Computers, vacuum tubes, semiconductors and printed circuit boards all have an older history than most people think, according to Clive “Max” Maxfield (right), keynote speaker at the recent Allegro and OrCAD 16.3 Virtual Conference event. Max is a prolific author and commentator on electronics...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Dec 7 2009
Page 1 of 1 (7 items)