Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Industry Insights/ESL
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Industry Insights,ESL
28nm
3D IC
3D-IC
Agile
ARM
ASIC
Cadence
chip planning
CPF
C-toSilicon
C-to-Silicon Compiler
C-toSilicon Complier
DAC
DAC 2011
DAC 2012
DAC panel
DATE
DesignCon
DFM
Docea
EDA
EDA360
EDP
EDP 2012
EDPS
Electronic Design Processes
embedded software
emulation
FPGA
Freescale
Functional Verification
Gary Smith
hardware/software
hardware/software co-design
Hathaway
High-level Synthesis
HLS
IEEE
IEEE 1801
Incisive
Intel
IP
ISX
Liberty
Linux
low power
low power coalition
low-power
LPC
LSI
McNamara
modeling
models
Monterey
OS
Palladium
Palladium XP
Power
power management
Power Modeling
rapid prototyping
Reference Flow 11
Reference Flow 12
RTL
Schirrmeister
Si2
Si2 conference
SoC
software
software development
specman
synthesis
System C
System Development Suite
system level
system level design
system realization
SystemC
system-level
system-level design
TLM
TLM 2.0
TLM-2.0
TSMC
TSVs
UPF
verification
Verification Computing Platform
Verification IP
VIP
virtual platforms
virtual prototoyping
virtual prototype
virtual prototypes
Virtual System Platform
Vivado
VSP
Wang
webinar
Xilinx
Gadi Singer DAC Keynote Cites “Imminent EDA Transformation”
Electronic design automation (EDA) will change rapidly and dramatically if Gadi Singer, vice president and general manager of Intel's SoC Enabling Group, has his way. In a keynote speech at the Design Automation Conference June 8 titled "The Imminent EDA Transformation," Singer called on...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Jun 9 2011
How TSMC Reference Flow 12 Uses Virtual Prototyping
Just one month after the announcement of the Cadence System Development Suite, three of the four hardware/software development platforms in that suite have become part of the TSMC Reference Flow 12 . This includes the new Virtual System Platform , a virtual prototyping solution that provides early software...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jun 6 2011
Q&A: After 20 Years, Hierarchical Design and Verification Gets Real
It seems like a simple proposition -- you should be able to design and verify at a high level of abstraction, without re-verifying everything at a low level. But after 20-plus years of discussion in academia and industry, that's still not the case for most design teams. Cadence Fellow Bob Kurshan...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, May 1 2011
Is System-Level Design Creating a New Class of Engineer?
The move to electronic system level (ESL) technologies such as virtual prototyping is well underway - but what's the impact on the engineering organization? A recent panel discussion and an industry note published by analyst Gary Smith both suggested that new engineering roles are evolving, and several...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Apr 7 2011
IEEE SystemC Standard Revision – Here’s What to Expect
Standards are living, evolving entities, and SystemC -- standardized in 2005 as IEEE 1666 -- is no exception. This language, which has become indispensable for virtual platforms, high-level synthesis, and transaction-level modeling (TLM) design and verification, is undergoing a new revision this year...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Feb 9 2011
Panelists: FPGA Tool Opportunity is at the System Level
FPGA designers in the past got by with free or low-cost tools, and didn't provide much revenue for EDA companies. According to panelists at DesignCon Feb. 1, those days are going fast. A new era of complex FPGAs is opening a tremendous opportunity for new EDA support, especially at the system level...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Feb 2 2011
Power Modeling Standards Effort Aims to Ease IP Integration
A new standards effort that could ease low-power silicon IP integration is quietly underway at the Silicon Integration Initiative (Si2) Low Power Coalition ( LPC ). Although the LPC is probably best known as the home of the Common Power Format (CPF) originated by Cadence, it actually has a much broader...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jan 26 2011
EDAC Panel: Execs Field Questions About Future of EDA
The EDA Consortium annual "CEO Forecast and Industry Vision" Jan. 5 brought forth a number of provocative questions about the future of EDA. A quick summary: Yes, the EDA industry is recovering nicely from the recession, but changes are needed so the industry can grow faster and realize more...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Jan 6 2011
EDA Retrospective: Ten Key Developments in 2010
Much happened in the world of EDA and electronic design in 2010, and this year-end blog post provides a quick summary of ten developments I thought were particularly notable. Some received considerable publicity, while others were hardly noticed. The list below does not include any product announcements...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Dec 27 2010
Five Modeling Abstraction Levels Clarify Meaning of “ESL”
Since I've complained in the past that electronic system level (ESL) means little more than "anything above RTL," anything that can provide more insight into just what is above RTL is welcome. I have found some clarification through five levels of modeling abstraction described in TLM-Driven...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Sep 30 2010
Page 3 of 5 (49 items)
< Previous
1
2
3
4
5
Next >