Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Incisive Enterprise Simulator _2800_IES_2900_/e/IntelliGen
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Incisive Enterprise Simulator (IES),e,IntelliGen
AOP
Aspect Oriented Programming
Avi Behar
Cadence VIP portfolio
CDV
CFS Vision
ClubT
CMS
coverage driven verification (CDV)
Coverage-Driven Verification
EDA
Enterprise Manager
Enterprise Planner
eRM
FOSS
Funcional Verification
Functional Verification
funtional verification
hvl
HW/SW
IEEE 1647
IES
IES-XL
IEV
Incisive
ISX
ISX (Incisive Software Extensions)
job postings
Jobs
Low Power
methodology
metric driven verification (MDV)
Multi-domain verification: HW/SW co-verification
Object Oriented Programming
OOP
Open Verification Methodology
OVM
OVM e
OVM ML
OVM-e
OVMWorld
performance
Plan and metrics management
Register Package
sequences
Specman
specman elite
specman job postings
System Verification
SystemC
SystemVerilog
team specman
tech tips
Testbench simulation
Trailblazer
Verification methodology
verification strategy
VIP
e Verification Job Postings We’ve Seen
Specmaniacs between jobs: over the last few weeks we’ve seen job postings for verification engineering in general, and e/Specman expertise in specific, in the LinkedIn groups: “Experts in SystemVerilog/Specman/VERA/System C” “Think Verification” “HVL (SystemC/C++/Verilog...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Fri, Aug 6 2010
IntelliGen Moving Into The Spotlight With Pgen Deprecation
Specman's new Aspect Oriented Generation Engine, IntelliGen, has now been in service for several years and we have received much positive feedback from customers in terms of ease of use, solvability, coverage and performance. For more information on IntelliGen, check out the following links, as well...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Fri, Jun 25 2010
Cadence Exec: Why Cadence is Comitted to e/Specman
In case you or your management are wondering about Cadence's commitment to supporting the e language and/or Specman technology, allow us to direct your attention to this interview of Cadence Verification VP Mitch Weaver (who never worked for Verisity, BTW) by industry analyst Richard Goering. As...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Feb 16 2010
1st Anniversary Of The Team Specman Blog!
Specmaniacs rejoice: today is the 1st anniversary of the launch of this blog!!! To commemorate the occasion, allow us to highlight the top 5 posts (out of 72 total!) from the past year, AND give a shout out to the Specmaniac websphere with a roll-up of Specman and e language oriented online resources...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Thu, Dec 10 2009
Specman 9.2 Preview: Simplifying Generation With ‘Table Constraints’
UPDATE 9/29/2009: Long story short, this feature did not make the 9.2 release . However, if this was of interest to you please contact us so R&D can ask you some questions about what use cases this article made you think about. Apologies for the tease. - Team Specman [Preface: all features in the...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Thu, Aug 27 2009
Using Constraints to Pass Configuration Options in the Unit Hierarchy (Top-Down approach)
To allow for increased solvability, some constraints that were previously uni-directional with the old “Pgen” generator are now treated by IntelliGen in a bi-directional manner by default. This behavior dramatically improves solvability and gives you a lot more freedom in writing and layering...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Fri, Jun 26 2009
New IntelliGen Statistics Collection Utilility
As noted in white papers , prior posts , and the Specman documentation, since IntelliGen is a totally new stimulus generator than the original "PGEN", there is usually some amount of effort needed to migrate an existing verification environment to fully leverage the power of IntelliGen. To...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Fri, Jun 5 2009
Tech Tip: Weighting Generation of "Extreme" Values
[ Team Specman welcomes guest blogger Vitaly Lagoon, an Architect in the Generation Technology R&D group] Consider the case where you have a generatable variable "x" taking random values from [0..99], i.e. all values are declared equal from the generation point of view. However, imagine...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Thu, May 21 2009
Performance-Aware e Coding Guidelines – Part 2
Building on Part 1 where I talked about the “do’s and don’ts” of List performance , in this segment on performance-aware coding I’ll show you some memory saving tips. We base this segment on base types (geeky pun intended) … Base types extensions Creating base classes...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Mon, Apr 6 2009
Performance-Aware e Coding Guidelines - Part 1
[Team Specman welcomes back Methodology R&D leader Efrat Shneydor to present a 5 part series on performance-aware e coding guidelines.] As all Specmaniacs know, the " e " language is flexible and powerful, containing many constructs that allow users to implement virtually anything. The...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Wed, Apr 1 2009
Page 1 of 2 (15 items) 1
2
Next >