Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Incisive Enterprise Simulator _2800_IES_2900_/OVM e/IES-XL
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
Verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Incisive Enterprise Simulator (IES),OVM e,IES-XL
AOP
Aspect Oriented Programming
Avi Behar
Cadence VIP portfolio
CFS Vision
ClubT
coverage driven verification
coverage driven verification (CDV)
Coverage-Driven Verification
CtoSilocon
DAC
e
Enterprise Manager
eRM
ESL
esl tlm synthesis rtl dac estimation planning
FOSS
Functional Verificatioa
Functional Verification
funtional verification
hvl
IEEE 1647
IES
IEV
IFV
Incisive
innovation
IntelliGen
job postings
Jobs
macros
MDV
methodology
metric driven verification (MDV)
Object Oriented Programming
OOP
Open Verification Methodology
OVM
OVM ML
OVM SV
OVM-e
OVMWorld
Palladium XP
performance
Register Package
sequences
SimVision
Specman
specman elite
specman job postings
System Verification
SystemC
SystemVerilog
team specman
tech tips
Testbench simulation
TLM
Trailblazer
verification
Verification methodology
VIP
when inheritance
when sub-typing
e Templates: A Nifty Way To Create Reusable Code
Hi All, An e template (known as a parameterized type in other programming languages) is a feature that has been around for several releases and can be a great way of creating re-usable code. Templates can be used anywhere a user would like to create a single re-useable object that might operate on different...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Aug 10 2010
e Verification Job Postings We’ve Seen
Specmaniacs between jobs: over the last few weeks we’ve seen job postings for verification engineering in general, and e/Specman expertise in specific, in the LinkedIn groups: “Experts in SystemVerilog/Specman/VERA/System C” “Think Verification” “HVL (SystemC/C++/Verilog...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Fri, Aug 6 2010
Inside Cadence: Training for EDA360
Over the past few weeks all of Cadence's Verification and Systems Solutions Applications Engineers (AEs), Services Engineers, and many Customer Support staff, have been brought together for detailed methodology and product training. The objectives of this ambitious undertaking are to bring their...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Thu, May 6 2010
Cadence Exec: Why Cadence is Comitted to e/Specman
In case you or your management are wondering about Cadence's commitment to supporting the e language and/or Specman technology, allow us to direct your attention to this interview of Cadence Verification VP Mitch Weaver (who never worked for Verisity, BTW) by industry analyst Richard Goering. As...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Feb 16 2010
1st Anniversary Of The Team Specman Blog!
Specmaniacs rejoice: today is the 1st anniversary of the launch of this blog!!! To commemorate the occasion, allow us to highlight the top 5 posts (out of 72 total!) from the past year, AND give a shout out to the Specmaniac websphere with a roll-up of Specman and e language oriented online resources...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Thu, Dec 10 2009
Specman And The Cadence ESL+TLM News
Recently our colleagues on Team ESL announced a new TLM-Driven Design and Verification Solution . Team Specman guesstimates that about 15% of Specmaniacs are already using Specman with SystemC and/or some form of transaction-level modeling (TLM) flow. For those of you that are in this camp, a logical...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Jul 21 2009
Performance-Aware e Coding Guidelines – Part 2
Building on Part 1 where I talked about the “do’s and don’ts” of List performance , in this segment on performance-aware coding I’ll show you some memory saving tips. We base this segment on base types (geeky pun intended) … Base types extensions Creating base classes...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Mon, Apr 6 2009
IMPORT Guidelines For e, Part 1
[Team Specman welcomes AE Manager Avi Behar as our newest guest blogger] Hi, my name is Avi Behar and for the past eight years I’ve been supporting Specman users from Allentown to Yokohama (any Specmaniacs at a location starting with "Z"? I’m coming!). If you are reading this and...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Thu, Mar 19 2009
Page 1 of 1 (8 items)