	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the Cadence blog (individual posts).

Popular Tags

Browse All Tags

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

Incisive Enterprise Simulator (IES),IES-XL,e,tech tips

Tips on Using e Macros to Raise Abstraction and Facilitate Reuse

[Please welcome Yuri Tsoglin of Specman R&D to the guest blogging rostrum.] As my colleague Hilmar van der Kooij noted in a previous post, e 's "defined as computed" macro capability is a great way to condense repetitive blocks of code into a few easy to read, parameterized lines. Building...

Posted to Functional Verification (Weblog) by teamspecman on Wed, Jul 15 2009
Tips on Using “vhdlsync” With e+Mixed HDL Simulation

[ Team Specman welcomes Principal Support Application Engineer Avi Farjoun to share some important tips on the famous “vhdlsync” switch] As users with mixed VHDL and Verilog environments know, even in this day & age mixed HDL simulation cycle semantics are not very well defined. Even...

Posted to Functional Verification (Weblog) by teamspecman on Thu, Jun 11 2009
Performance-Aware e Coding Guidelines – Part 3

The constraint solver is a powerful and fun to use tool. Actually, it is so much fun that sometimes people tend to use it in cases where generation is not required. Of course, like any other algorithmic engine, the “price” of using the constraint solver is paid in performance – both...

Posted to Functional Verification (Weblog) by teamspecman on Mon, Apr 13 2009
Performance-Aware e Coding Guidelines – Part 2

Building on Part 1 where I talked about the “do’s and don’ts” of List performance , in this segment on performance-aware coding I’ll show you some memory saving tips. We base this segment on base types (geeky pun intended) … Base types extensions Creating base classes...

Posted to Functional Verification (Weblog) by teamspecman on Mon, Apr 6 2009
Performance-Aware e Coding Guidelines - Part 1

[Team Specman welcomes back Methodology R&D leader Efrat Shneydor to present a 5 part series on performance-aware e coding guidelines.] As all Specmaniacs know, the " e " language is flexible and powerful, containing many constructs that allow users to implement virtually anything. The...

Posted to Functional Verification (Weblog) by teamspecman on Wed, Apr 1 2009

Page 1 of 1 (5 items)

Popular Tags

Email

Share

Subscribe

Contact Us

Incisive Enterprise Simulator (IES),IES-XL,e,tech tips

Tips on Using e Macros to Raise Abstraction and Facilitate Reuse

Tips on Using “vhdlsync” With e+Mixed HDL Simulation

Performance-Aware e Coding Guidelines – Part 3

Performance-Aware e Coding Guidelines – Part 2

Performance-Aware e Coding Guidelines - Part 1