Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Incisive Software Extensions
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Incisive Software Extensions
Accellera
android
architect
Coverage Driven Verification
Coverage Driven Verification for Embedded Software
co-verification engineer
Co-verification link
C-to-Silicon
C-to-Silicon Compiler
CVL
Davidmann
debugging
drivers
EDA360
embedded
embedded software
embedded SW engineer
emulator
ESDT
ESL
ESL handoff
flash memory
Flash Memory Summit
google
Hardware/software co-verification
High-Level Synthesis
high-level synthesis adoption
Imperas
Incisive
Incisive Enterprise Simulator
Industry Insights
Intel
IP
ISX
ITRS
Jason Andrews
Low power verification and analysis
Memory
metric-driven verification
OVP
Palladium
power forward
QEMU
RTOS
Simics
Simulation
Simulator
SoC
SoC Realization
software
Specmen
System Design an Verification
System Design and Verification
System Design and Verification
System simulation and analysis
system validation/verification engineer
SystemC
SystemC analysis
TLM
TLM 2.0
verification
Virtual platform
virtual platforms
virtual prototype
virtual prototypes
virtual protoype
Virtual System Platform
virtualization
Virtutech
virual platform
Wind River
Virtual Flash Memory Gets Real
This week's Flash Memory summit will not only highlight the IP Cadence delivers, but will touch on innovative application of virtual prototype technology for Flash Memory firmware and system development. Developing complex memory controllers is challenging, and an increasing portion of the capability...
Posted to
System Design and Verification
(Weblog)
by
Steve Brown
on Mon, Aug 8 2011
Who’s Responsible for SoC Driver Software?
Device driver software is an essential part of any system-on-chip offering. But who develops and verifies this software, and what tools and methodologies do they use? This is an increasingly vexing question for many design teams - but it's absolutely critical as the industry moves towards application...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jan 5 2011
Why Virtual Platforms Need Advanced Verification
By allowing software development long before silicon is available, virtual platforms (also known as "virtual prototypes" or simply "simulation") are playing an increasingly important role in electronic system development. But they're just an initial step in the next generation...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Sep 23 2010
Wind River Partnership Links Virtual Prototypes To RTL
There's an important message behind a partnership that Cadence and Wind River announced April 27 - virtual prototypes don't have to stand apart from the rest of the design flow. The partnership promises to build a bridge between virtual prototypes and the RTL implementation and verification environment...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, May 3 2010
Imitation Is The Sincerest Form Of Flattery - We Thank You!
Let me start by sharing some recent blog activity showing competitors doing some admittedly admirable marketing work . Check it out. They write well, gather some good data, etc. All "good stuff" to help customers like you make an "informed decision". In the spirit of sharing other...
Posted to
System Design and Verification
(Weblog)
by
Steve Brown
on Mon, Dec 21 2009
Embedded Software Plays an Important Role in Low Power Design
At Cadence, there is a big focus on low power design . In the mobile world, power has become the primary design constraint. Everybody knows that dead batteries are no fun. When Cadence IT sent me a new laptop last year, I was very happy to get a machine which was faster, had more memory, and a bigger...
Posted to
System Design and Verification
(Weblog)
by
jasona
on Wed, Jul 15 2009
Q&A Interview: Chris Tice Outlines Cadence System Level Design Strategy
Chris Tice is the senior vice president and general manager for System Design and Verification at Cadence Design Systems. In this interview, he discusses upcoming and ongoing developments with transaction-level IP design, virtual platforms, embedded software verification, and system-level low power design...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jun 8 2009
ESL Verification News From CDNLive! EMEA
Hello from CDNLive! EMEA in Munich. Another year has passed, and it’s time again for one of the most popular CDNLive! tour stops here in EMEA. The location is the beautiful European city of Munich , at the Park Hilton Hotel . The hotel overlooks one of the largest urban parks called the English...
Posted to
System Design and Verification
(Weblog)
by
Steve Brown
on Mon, May 18 2009
Meeting the Embedded Software Challenge
As software development costs accelerate, and current tools and methodologies run out of steam, the question of how the EDA community should respond has become very timely. It’s time for an industry-wide discussion, and it should start with a look at the challenges. As software development costs...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, May 13 2009
SystemC TLM2 based Virtual Prototype Demo at DVCon
DVCon 2009 promises much news about System level design and verification. With Open SystemC Initiative (OSCI) events such as the SystemC Users Group , and a TLM2 Modeling and Interoperability Tutorial , there's much to learn and contribute at the event. Cadence will have a booth and one of the demos...
Posted to
System Design and Verification
(Weblog)
by
Steve Brown
on Tue, Feb 17 2009
Page 1 of 2 (12 items) 1
2
Next >