Home > Community > Tags > IP/UPF
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

IP,UPF

  • Another Expert’s View on Power Intent and Hierarchy

    Normal 0 false false false EN-US X-NONE X-NONE /* Style Definitions */ table.MsoNormalTable {mso-style-name:"Table Normal"; mso-tstyle-rowband-size:0; mso-tstyle-colband-size:0; mso-style-noshow:yes; mso-style-priority:99; mso-style-qformat:yes; mso-style-parent:""; mso-padding-alt...
    Posted to Low Power (Weblog) by Pete Hardee on Wed, Sep 21 2011
  • EDA Standards Review and Forecast, Part 1 – Accellera and IEEE

    Given increasing design complexity and skyrocketing costs, EDA standards have never been more important. As noted in the EDA360 vision paper , a standards-based ecosystem is absolutely essential if we're going to design the hardware and software that's needed to support tomorrow's creative...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Dec 20 2010
  • A Call For Power-Aware IP Models

    Power intent formats exist to express the design's low power techniques separately from the design's functional description. This promotes portability of the design across different power schemes. So why are most commercial IP providers forced to bury this critical information deep in gate-level...
    Posted to Low Power (Weblog) by Pete Hardee on Tue, Aug 3 2010
Page 1 of 1 (3 items)