	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the Cadence blog (individual posts).

Popular Tags

Browse All Tags

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

IP quality

Q&A: Cadence VP Martin Lund Brings User Perspective to Semiconductor IP

Martin Lund joined Cadence in early 2012 as senior vice president of R&D for the SoC Realization Group. He hasn't worked for an EDA company in the past, but 12 years at Broadcom -- most recently as senior vice president and general manager of Broadcom's Network Switching Business -- gave...

Posted to Industry Insights (Weblog) by rgoering on Mon, Aug 20 2012
Semico Conference: “System Driven” Semiconductor IP Leads to IP Subsystems

A "new breed" of semiconductor intellectual property (IP) is required for the next stage of evolution in the IP ecosystem, according to a keynote speech by Vishal Kapoor (right) of Cadence at the Semico Impact Conference May 16, 2012. This new type of IP will be "system driven," and...

Posted to Industry Insights (Weblog) by rgoering on Thu, May 17 2012
Q&A: Adam Traidman Updates Silicon IP Trends and ChipEstimate.com

As president and CEO of Chip Estimate before its 2008 acquisition by Cadence, Adam Traidman has been a front-row observer of the silicon IP business for many years. His company developed the InCyte chip planning tool, which includes an IP database to help designers predict area and performance. Today...

Posted to Industry Insights (Weblog) by rgoering on Thu, Feb 23 2012
2011 EDA Standards Update and 2012 Forecast

As system complexity grows and semiconductor process nodes shrink, EDA industry standards are more important than ever. With today's time-to-market pressures, the last thing you'd want to do is waste time due to incompatible formats, tools or methodologies. Fortunately, 2011 was a productive...

Posted to Industry Insights (Weblog) by rgoering on Wed, Dec 21 2011
EDA Standards Review and Forecast, Part 1 – Accellera and IEEE

Given increasing design complexity and skyrocketing costs, EDA standards have never been more important. As noted in the EDA360 vision paper , a standards-based ecosystem is absolutely essential if we're going to design the hardware and software that's needed to support tomorrow's creative...

Posted to Industry Insights (Weblog) by rgoering on Mon, Dec 20 2010

Page 1 of 1 (5 items)

Popular Tags

Email

Share

Subscribe

Contact Us

IP quality

Q&A: Cadence VP Martin Lund Brings User Perspective to Semiconductor IP

Semico Conference: “System Driven” Semiconductor IP Leads to IP Subsystems

Q&A: Adam Traidman Updates Silicon IP Trends and ChipEstimate.com

2011 EDA Standards Update and 2012 Forecast

EDA Standards Review and Forecast, Part 1 – Accellera and IEEE