Home > Community > Tags > IES/IES-XL/VIP/OVM
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

IES,IES-XL,VIP,OVM

  • "We Want UVM 1.0! When Do We Want it? Now!"

    Short of holding signs and yelling slogans, the 12 customers I visited in the past week all declared this mantra. All are planning to move to UVM 1.0 with all of them requiring the phasing and register package capabilities, but only one also requiring TLM2 support, primarily for accessing SystemC models...
    Posted to Functional Verification (Weblog) by Adam Sherilog on Thu, Oct 7 2010
  • DVCon 2009 - Day 1

    As promised, here is my photo blog of Day 1 of DVCon, focused on the OVM Multi-Language tutorial and the show floor . While I've added descriptive captions to the photos, here are some quick takes: * Adam, Brett, and the others at the OVM Multi-Language tutorial reported that the session was very...
    Posted to Functional Verification (Weblog) by jvh3 on Wed, Feb 25 2009
Page 1 of 1 (2 items)