Home > Community > Tags > IES-XL/Incisive Enterprise Simulator _2800_IES_2900_/AMS
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

IES-XL,Incisive Enterprise Simulator (IES),AMS

  • Specman, e, and EDA360

    The EDA industry is all abuzz over the new vision paper "EDA360 - The Way Forward for Electronic Design" ; and for good reason - in 2010 the electronics world is finally starting to transform in ways that have been long anticipated by Specmaniacs and our "Trailblazer" program partners...
    Posted to Functional Verification (Weblog) by teamspecman on Tue, Jun 8 2010
  • Create a Sine Wave Generator Using SystemVerilog

    Two capabilities in SystemVerilog allow for the creation of a module that can produce a sine wave as an output: the ability to pass real values through port connections and DPI. Obviously, to produce a sine wave, you need access to the sin function. This is where DPI is handy to add the math functions...
    Posted to Functional Verification (Weblog) by tpylant on Tue, Jun 30 2009
  • Heads-up: Mixed Signal Verification Webinar (June 10)

    For those Specmaniacs using the REAL number data type & ports capabilities in Specman, you might be interested in a webinar our analog colleagues are hosting tomorrow (June 10) from 07:00- 8:15 AM (PDT) and a second broadcast at 10:00 -11:15 AM (PDT). Specifically, the webinar is titled " How...
    Posted to Functional Verification (Weblog) by teamspecman on Mon, Jun 8 2009
Page 1 of 1 (3 items)