Home > Community > Tags > IC6.1.4/layout
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


Sorry, but there are no more tags available to filter with.
  • Layout of Triple Well NFET without Pcell

    Hello all, I was recently tasked with drawing Pcells of nfetxs layer by layer. I successfully completed a generic nfetx, but am having difficultly with the nfettwx. I have gotten the triple well (nfettwx) to pass DRC with no errors, however, when I run the LVS (Assura) errors pop up. They are: *ERROR...
    Posted to Custom IC Design (Forum) by bnugent on Thu, Jun 9 2011
Page 1 of 1 (1 items)