will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > IC design/chip estimate
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

IC design,chip estimate

  • DAC 2013: “IP Talks!” Shows What’s New in Semiconductor IP

    If you're working with semiconductor IP at any phase of the design and verification process, the IP Talks! presentations at the booth at the upcoming Design Automation Conference (DAC 2013) will provide a great deal of useful information. Now in its 7 th year, IP Talks! includes...
    Posted to Industry Insights (Weblog) by rgoering on Thu, May 16 2013
  • A Critical Step In The IC Design Flow

    Every IC design team does it. Most don’t have a name for it and most don’t use automated tools. It may not show up on flowcharts depicting the IC design flow, and most EDA vendors pay little attention to it. But it’s an absolutely critical part of the IC design flow that can make the...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Jan 14 2010
Page 1 of 1 (2 items)