Home > Community > Tags > High-level Synthesis/IC Design and Verification
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

High-level Synthesis,IC Design and Verification

  • ESL gets a new taker

    Interesting High-Level Synthesis review by Bryon Moyer at IC Design and Verification Journal. If you want to hear more about High-Level Synthesis and see a live demo, sign-up for a system-level design techtorial at CDNLive! Silicon Valley 2008 on Sept. 8 (Track 2 at 9 a.m.).
    Posted to System Design and Verification (Weblog) by Ran Avinun on Tue, Aug 19 2008
Page 1 of 1 (1 items)