Home > Community > Tags > High-Level Synthesis/SystemVerilog/TLM
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

High-Level Synthesis,SystemVerilog,TLM

  • How UVM Will Support TLM Design And Verification

    Cadence last week announced the publication of two books - one about the Universal Verification Methodology (UVM), and one about transaction-level modeling (TLM) design and verification. I noticed that there's a lot of discussion about UVM in the TLM book, and several sections about TLM in the UVM...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Jul 28 2010
Page 1 of 1 (1 items)