Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> High Speed/layout
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
Verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
High Speed,layout
"PCB design"
16.5
16.6
16.6 routing
2 point flow
advanced package designer
ADW
Allegro
Allegro 16.3
Allegro 16.5
Allegro 16.6
Allegro Design Entry
Allegro Design Workbench
Allegro PCB Editor
Allegro PCB SI
Allegro System Architect (ASA)
AMS
Analog and RF SiP design
APD
application mode
ASA
blind vias
bundle compression
buried vias
Capture
Capture CIS
Capture-CIS
ConceptHDL
constraint databases
Constraint Manager
Constraint-driven PCB Design flow
constraints
DDR3
DDR3 SoC Realization
DEHDL
design
design data management
Design Entry
Design Entry CIS
Design Entry HDL
diff pairs
Digital SiP design
disabiling bundle compression
ECSets
EDA360
electrical constraints
embedded components
FPGA
FPGA System Planner
global route
GRE
HDI
High-Density Interconnect
IC Packaging
IC Packaging and SiP Design
interconnects
layer stacks
Librarians
Library
miniaturization
Online Support
OrCAD
OrCAD Capture
OrCAD PCB Editor
OrCAD PCB SI
PCB
PCB Capture
PCB design
PCB Editor
PCB Layout and routing
PCB PI
PCB power integrity
PCB SI
PCB Signal and power integrity
PCB Signal integrity
PDN
Power Delivery Network
routing
Schematic
SCM
SI
SI analysis and modeling
signal integrity
Signal Intregrity
SigWave
SigXP UI
SiP
Smoke Analysis
Social Networking
SPB
SPB16.01
SPB16.2
SPB16.3
SPB16.5
Specctra
Support
via
via tangency
webinar
Windows 7
What's Good About OrCAD Capture’s Signal Integrity Flow? The Secret's in the 16.6 Release!
With the 16.6 release, you now have the capability of utilizing the PCB SI tools (SigXP) to work with topologies and constraints in the OrCAD Capture environment. Capturing constraints early in design cycle is important for the following reasons: Quality challenges as the design cycle for any PCB product...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Feb 19 2013
What's Good About Allegro GRE 2 Point Flow? It’s in the 16.5 Release!
The 16.5 Allegro Global Route Environment (GRE) has been enhanced by what we call a 2 Point Flow . These flows provide the benefit of both a guided flow and the simplicity of a default flow. The 2 Point Flow: Provides the benefits of a default flow - no path between the gather points Provides the guidance...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, May 15 2012
What's Good About Allegro GRE Embedded Component Support? It’s in the 16.5 Release!
Just a quick post today … The Allegro Global Route Environment ( GRE ) has been enhanced in the 16.5 release to support embedded components. To expand Allegro's usability in the High Density Interconnect (HDI) environment, GRE has been enhanced to understand Embedded Components . This functionality...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Mar 13 2012
What's Good About PCB SI Signal Integrity Application Mode? It’s in the 16.5 Release!
In release 16.0, the concept of Application Modes was introduced. These application modes are used to set up the tool for specific tasks. The existing applications are General Edit, Etch Edit, and Placement. In 16.5, the Signal Integrity (SI) application mode has been added to be used for high-speed...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Jan 31 2012
What's Good About Allegro PCB Router Inset Vias? See for yourself in 16.5!
Another high density interconnect (HDI) technology that has gained popularity is inset vias. The 16.5 release has provided new commands added in Allegro PCB Router to support inset vias. Via in Pad pattern has been very popular due to its clear advantage of offering lower parasitics as compared to other...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Jan 10 2012
What's Good About Allegro PCB Router HDI Via Tangency? Check Out 16.5!
High Density Interconnect (HDI) techniques are increasing in the PCB domain. HDI provides the ability to place components on both sides of the board and helps reduce the PCB layer stack. Allegro PCB Router started evolving in this direction from the SPB16.2 version with drill holes and microvias. In...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Oct 5 2011
What's Good About Retaining Electrical Constraints? Look to SPB16.5 and See!
Currently, many of the SPB products support extended nets, better known as Xnets. Xnets are created automatically when a signal model is assigned to a component and that signal model defines that a connection is to be made between two pins of the component. This creates an Xnet that connects the nets...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Mon, Aug 8 2011
What's Good About Allegro Embedded Components? SPB16.5 Has Many New Enhancements!
The Allegro 16.5 release was made available on May 17, 2011! This release adds additional improvements and efficiencies to your design process. New technologies in Allegro 16.5 include advanced miniaturization capabilities, integrated power delivery network analysis, DDR3 design-in kit, bolstered co...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, May 31 2011
What's Good About Cadence Online Support Product Pages? – Check Out This List!
I wrote about the new Cadence Online Support features in one of my blog posts last year. One of our Silicon Package Board (SPB) Customer Support AEs suggested that I include the Cadence Online Support Product Page URL whenever I write about a specific product’s feature. I will be doing that --...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Mar 2 2011
Page 1 of 1 (9 items)