Home > Community > Tags > Gatelevel simulation SDF timing annotation incisiv
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Gatelevel simulation SDF timing annotation incisiv

Sorry, but there are no more tags available to filter with.
  • Gate Level Sim - SDF annotation debug

    Hi, I am trying to annotate an SDF to my gate level synthesis netlist and I am seeing some strange behaviour. When I annotate using just the netlist, cell_lib and sdf , everything works fine. However, when I try to annotate using the testbench and providing the full scope to the netlist within the verification...
    Posted to Functional Verification (Forum) by andymont on Thu, May 23 2013
Page 1 of 1 (1 items)