	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the Cadence blog (individual posts).

Popular Tags

Browse All Tags

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

Functional Verification,team specman

AF
AMIQ
AOP
ARM
Aspect Oriented Programming
baby
BFM
CDNLive
ClubT
coverage driven verification
coverage driven verification (CDV)
Coverage-Driven Verification
DAC
debug
define as
DVClub
DVcon
DVT
e
e language
eclipse
EDA
edge attribute
Enterprise Manager
Enterprise Planner
eRM
esl tlm synthesis rtl dac estimation planning
event ports
events
Functional Verificatioa
funtional verification
Gauss
girl
hvl
IBM
IEEE 1647
IES
IES-XL
IEV
Incisive
Incisive Enterprise Simulator (IES)
innovation
IntelliGen
interface
job postings
Jobs
macros
MDV
MDV techtorial
messages
methodology
metric driven verification (MDV)
multi-core
multi-language
Object Oriented Programming
OOP
Open Verification Methodology
OVM
OVM e
OVM ML
OVM-e
OVMWorld
performance
Reset mechanism
Rubik's Cube
sequence driver
sequences
Shneydor
signal integrity
simple ports
simulation
SimVision
source information on macros
Specman
specman crashes
specman elite
specman job postings
stack trace
Synchronization
System Verification
SystemC
SystemVerilog
Tech Pubs
tech tips
testbench
Testbench simulation
Testflow
testflow phases
TLM
Trailblazer
Twitter
uvm
validation
verification
Verification methodology
VIP
vPlan
vr_ad
when inheritance
when sub-typing

Specman: Getting Source Information on Macros

When you write a define-as or define-as-computed e macro, you sometimes need the replacement code to contain or to depend on the source information regarding the specific macro call, including the source module and the source line number. For example, a macro may need to print source information, or...

Posted to Functional Verification (Weblog) by teamspecman on Tue, Mar 12 2013
UVM Testflow Phases, Reset and Sequences

In this post, we will discuss the interesting challenge of reset during simulation. Specman has a very robust implementation of reset during test, which imitates a return to cycle 0. All threads are terminated, the run() method is called again, and evaluation of temporal expressions is restarted. UVM...

Posted to Functional Verification (Weblog) by teamspecman on Wed, Sep 5 2012
Using Event Ports (With Edge Attribute) to Define Simulator Sensitive Events Rather than Simple Ports

There are two ways in e to define an event to be sensitive to a change of value in the simulator: 1. Use simple_port and bind it to the HDL object. Then create an event that will be sensitive to rise/fall/change of that port value with the @sim sampling event: sig_p : inout simple_port of bit is instance;...

Posted to Functional Verification (Weblog) by teamspecman on Wed, Jun 13 2012
Analyzing Error Reports When Specman Crashes

One of the most frustrating events while running a tool would be to experience a tool crash. In Specman you would usually see something like: *** Error: OS signal 11 (segmentation violation) received See the stack trace in ./specman.err To debug: --------- o Rerun the same test with the same seed in...

Posted to Functional Verification (Weblog) by teamspecman on Tue, Apr 17 2012
If Only Carl Friedrich Gauss had IntelliGen in 1850

The N-queens issue is a challenging but standard puzzle when it comes to the world of constraint solving. It's a generalization of the 8-queens puzzle, whose description can be found in detail in Wikipedia ( http://en.wikipedia.org/wiki/Eight_queens_puzzle .) The challenge is to place N queens on...

Posted to Functional Verification (Weblog) by teamspecman on Thu, Aug 18 2011
Specman Application Note: Improving Verification Productivity With Dynamic Load and Reseeding

Are you looking for new approaches to improve your verification productivity by 40 - 60%? Look no further... read the technical application note by Corey Goss on how to Improve Verification Productivity through Adopting Dynamic Load and Reseed Methodology. Attached is a link to the application note that...

Posted to Functional Verification (Weblog) by teamspecman on Tue, Mar 1 2011
Support for e Language Macros in Amiq DVT Tool

DVT ( D esign and V erification T ools), a product offering from a 3rd party vendor, AMIQ , is for verification engineers working with e and SystemVerilog who are dissatisfied with the limitations of plain text editors and plain text searches (grep) when reading, writing or understanding source code...

Posted to Functional Verification (Weblog) by teamspecman on Tue, Jan 25 2011
Achieve the Next Level of Verification Productivity with Specman Advanced Option

Advanced verification customers are seeing their verification environments getting more and more complex requiring millions of lines of code spread across hundreds, even thousands of files that are re-used from Block --> SoC --> System level. Today's design under test (DUT) can be extremely...

Posted to Functional Verification (Weblog) by teamspecman on Tue, Jan 18 2011
e Templates and e Macros -- An Update for Specman Users

A couple of recent blogs have mentioned the feature of e templates, which was added to Specman relatively recently. If you are used to e macros -- the feature that has existed in the e language almost since forever -- you may wonder if it's not just the same concept in a different form. In other...

Posted to Functional Verification (Weblog) by teamspecman on Fri, Oct 22 2010
Performance Tips and Tricks: Another Specman Performance Series

Building on the great success of Efrat Shneydor's previous blog series, Performance-Aware e Coding Guidelines, a new "Specman Performance Handbook" was added to the 9.2 release of Specman Elite that included, on top of the previous blog items, a slew of other important tips and techniques...

Posted to Functional Verification (Weblog) by teamspecman on Mon, Aug 23 2010

Page 1 of 3 (27 items) 1 2 3 Next >

Popular Tags

Email

Share

Subscribe

Contact Us

Functional Verification,team specman

Specman: Getting Source Information on Macros

UVM Testflow Phases, Reset and Sequences

Using Event Ports (With Edge Attribute) to Define Simulator Sensitive Events Rather than Simple Ports

Analyzing Error Reports When Specman Crashes

If Only Carl Friedrich Gauss had IntelliGen in 1850

Specman Application Note: Improving Verification Productivity With Dynamic Load and Reseeding

Support for e Language Macros in Amiq DVT Tool

Achieve the Next Level of Verification Productivity with Specman Advanced Option

e Templates and e Macros -- An Update for Specman Users

Performance Tips and Tricks: Another Specman Performance Series