Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Functional Verification/IntelliGen
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Functional Verification,IntelliGen
Accellera
AF
AOP
Aspect Oriented Programming
aspect-orieinted programming
assumed generation
Avi Behar
Axis
Cadence
Cadence VIP portfolio
CDV
CFS Vision
ClubT
constraint not enforced
constraints
coverage driven verification (CDV)
Coverage-Driven Verification
DAC
debug
DVcon
e
e code
e language
EDA
Eliopoulos
Enterprise Manager
Enterprise Planner
eRM
ESL
events
FOSS
Funcional Verification
funtional verification
garbage collection
Gauss
Gavrielov
Gen
Gen debugger
generation
hvl
HW/SW
IC verification
IEEE 1647
IES
IES-XL
IEV
igen
Incisive
Incisive Enterprise Simulator (IES)
Industry Insights
ISX
ISX (Incisive Software Extensions)
job postings
Low Power
MDV
metric driven verification (MDV)
Mixed Signal Verification
Multi-domain verification: HW/SW co-verification
Object Oriented Programming
OOP
Open Verification Methodology
OVM
OVM e
OVM ML
OVM-e
performance
random generation
Register Package
Rubik's Cube
sequences
simulation
SimVision
Specman
specman elite
specman job postings
Specman/e
System Verification
SystemC
SystemVerilog
team specman
tech tips
test generation
testbench
Testbench simulation
TLM
Trailblazer
UVM
UVM-e
validation
verification
Verification IP
Verification methodology
verification reuse
verification strategy
Verisity
VIP
vManager
vPlan
Xuropa
Zander
Performance-Aware e Coding Guidelines – Part 2
Building on Part 1 where I talked about the “do’s and don’ts” of List performance , in this segment on performance-aware coding I’ll show you some memory saving tips. We base this segment on base types (geeky pun intended) … Base types extensions Creating base classes...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Mon, Apr 6 2009
Performance-Aware e Coding Guidelines - Part 1
[Team Specman welcomes back Methodology R&D leader Efrat Shneydor to present a 5 part series on performance-aware e coding guidelines.] As all Specmaniacs know, the " e " language is flexible and powerful, containing many constructs that allow users to implement virtually anything. The...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Wed, Apr 1 2009
Generation Action: Constraints From Above
[Welcome guest blogger Reuven Naveh of Specman R&D] What is the “constraints from above” problem, and how is it solved by Specman today? The answer: “constraints from above” are stimulus generation constraints which have the following properties: They constrain a do-not-generate...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Mar 24 2009
IMPORT Guidelines For e, Part 1
[Team Specman welcomes AE Manager Avi Behar as our newest guest blogger] Hi, my name is Avi Behar and for the past eight years I’ve been supporting Specman users from Allentown to Yokohama (any Specmaniacs at a location starting with "Z"? I’m coming!). If you are reading this and...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Thu, Mar 19 2009
"...Yes, Virginia there is a Specman"
I usually try to visit many of our customers in Europe (and other parts of the world) at least a couple of times a year. On my last trip in October, while I was in Stockholm, I ended up having beers at a pub with one of our local AEs and a Specman customer. This customer had been telling me about all...
Posted to
Functional Verification
(Weblog)
by
mstellfox
on Mon, Feb 2 2009
"ClubT" Newsletter Issue #3 Just Posted
Specmaniacs and Other Trailblazers, The latest edition of the 'ClubT ' newsletter is now posted here , and once again there is exciting news around e , Specman, and Verification. Articles include: * Have you heard of OVM e ? * Incisive 8.2 Technology Update * Verification IP Portfolio E-x-p-a...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Jan 27 2009
The New Generation Testcase Utility
Specman's new Generation Engine, "IntelliGen", adopts an entirely new generation scheme compared to the previous engine, "Pgen". It groups fields which are related via constraints into a Connected Field Set (CFS) and automatically determines the order in which all CFSs must be...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Thu, Jan 8 2009
Page 3 of 3 (27 items)
< Previous
1
2
3