	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the Cadence blog (individual posts).

Popular Tags

Browse All Tags

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

Encounter

"db access"
"SoC-Encounter"
14nm
20nm
28nm
3D
3D IC
3DIC
3D-IC
Add Route Routing Standard Cells
advanced node
analog
ARM
Azuro
cadence
Cadence Online Support
ccopt
CDN Live
CDNlive
CDNLive!
clock concurrent optimization
clocks
common power format
Conformal
Cortex-A15
Cortex-A9
Cortex-M0
CPF
DAC
dbGet
design rules
DFM
Digital
Digital Implementaion
Digital Implementation
Double Patterning
ECO
ECOs
ecounter
EDI
EDI 10.1
EDI 11
EDI 11.1
EDI system
Encounter Digital Implementation
encounter digital implementation system
Encounter Digital Implementation System 8.1
Encounter Test
ETS
extraction
five minute
five minute tutorial
five-minute
floorplanning
GlobalFoundries
hierarchical design
IBM
Industry Insights
IP
LEF
lithography
Logic Design
low power
low-power
low-power design
mixed signal
mixed signal design
Mixed signal physical implementation
mixed-signal
NanoRoute
nanoroute encounter routing
oa
OA flow
open access
OpenAccess
parasitics
placeDesign
placement
power
power analysis
Power Routing using Encounter
POWR RING
puzzler
QRC
routing
RTL compiler
signal integrity
silicon realization
SOC
SOI
STA
static timing analysis
synthesis
tcl
test
TSMC
TSV
tutorial
Virtuoso
webinar

What is a manufaturing grid ?

Hi All, Can anyone explain me what is a manufaturing GRID & its significance in our design? Thanks & regards, NAADHAN

Posted to Digital Implementation (Forum) by NAADHAN on Mon, Apr 6 2009
A problem with a BlackBox

Hi! I'm using a RAM of the AMS in my digital circuit. I've defined a blockbox with the line: setImportMode -treatUndefinedCellAsBbox 1, and now I'm trying to load its floorPan (because I would like to see in the layout the metal of this block). These are the errors and warnings (they appears...

Posted to Digital Implementation (Forum) by meri on Sat, Apr 4 2009
What are tiehi and tielo cells?

Hi all, Please can any one explain me what are 'tiehi' and 'tielo' cells ? and how are they used in designing ? Thanks & Regards, NAADHAN

Posted to Digital Implementation (Forum) by NAADHAN on Thu, Apr 2 2009
DifferenceS between and usage of term,fterm,inst,cell,hinst

Hi all, Please can any one tell me the exact differences between inst , hinst, term, fterm, cell and their usage while scripting in encounter. Thanks & Regards, NAADHAN

Posted to Digital Implementation (Forum) by NAADHAN on Thu, Apr 2 2009
Great Article by Freescale: Timing Convergence Accross the Flow is "Very Important"

Having consistency and correlation in timing analysis across the design flow is "very important" according to Freescale Semiconductor's Shruti Rakheja and Naveen Sampath Krishna in a recent Electronic Design News (EDN) article and I'm sure most of you would agree. As stated by Naveen...

Posted to Digital Implementation (Weblog) by mikeNaustin on Fri, Mar 27 2009
Get on Board With Bus Guides

One of the coolest new things in Encounter 8.1 is Bus Guides. I know many of you out there have probably looked at the results of a routing job and thought, "Why didn't it route this bus all together? It's all over the place!" Well, with bus guides, you can get your busses routed exactly...

Posted to Digital Implementation (Weblog) by Kari on Thu, Mar 26 2009
'Back to School' in April? Are you Kidding?

No, I am not kidding. in fact, we have planned several 'back to school' seminars throughout the nation to tell you all about the latest technology in digital implementation. If you are a current customer using SoC Encounter, then you would want to check this out. If you recently adopted the new...

Posted to Digital Implementation (Weblog) by soheilm1 on Thu, Mar 19 2009
Talk "Low Power" With The Experts

I am very excited about an event that Cadence low-power R&D and technical experts are hosting in Europe and eventually in other regions. The nice part about this is that it allows for informal discussions between engineers. I recently sat down with one of the presenters to find out what these events...

Posted to Digital Implementation (Weblog) by soheilm1 on Mon, Mar 9 2009
Turning the Downturn Upside Down

Many bemoan the gloom and doom of the present economic situation, and it is true that some have been really hurt by it. Much is being discussed about the current downturn and its effect on virtually every industry. At the same time, there is also discussion of the 'upside of a downturn', where...

Posted to Digital Implementation (Weblog) by Chi Ping Hsu on Fri, Feb 20 2009
How to preserve logical function at hierarchical ports after some timing optimizations done with setOptMode -preserveModuleFunction false.

Hi There, I have an issue regarding setOptMode -preserveModuleFunction false. I have set this option to false, so FE will do optimization disregarding if logical function changes occur at hierarchical output ports. One example of this is splitting an inverter pair across hierarchy boundaries. But *now...

Posted to Digital Implementation (Forum) by dlferrao on Wed, Jan 14 2009

Page 24 of 26 (251 items) « First ... < Previous 22 23 24 25 26 Next >

Popular Tags

Email

Share

Subscribe

Contact Us

Encounter

What is a manufaturing grid ?

A problem with a BlackBox

What are tiehi and tielo cells?

DifferenceS between and usage of term,fterm,inst,cell,hinst

Great Article by Freescale: Timing Convergence Accross the Flow is "Very Important"

Get on Board With Bus Guides

'Back to School' in April? Are you Kidding?

Talk "Low Power" With The Experts

Turning the Downturn Upside Down

How to preserve logical function at hierarchical ports after some timing optimizations done with setOptMode -preserveModuleFunction false.