Home > Community > Tags > Encounter

	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the Cadence blog (individual posts).

Popular Tags

Browse All Tags

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

Encounter

"db access"
"SoC-Encounter"
14nm
20nm
28nm
3D
3D IC
3DIC
3D-IC
Add Route Routing Standard Cells
advanced node
analog
ARM
Azuro
cadence
Cadence Online Support
ccopt
CDN Live
CDNlive
CDNLive!
clock concurrent optimization
clocks
common power format
Conformal
Cortex-A15
Cortex-A9
Cortex-M0
CPF
DAC
dbGet
design rules
DFM
Digital
Digital Implementaion
Digital Implementation
Double Patterning
ECO
ECOs
ecounter
EDI
EDI 10.1
EDI 11
EDI 11.1
EDI system
Encounter Digital Implementation
encounter digital implementation system
Encounter Digital Implementation System 8.1
Encounter Test
ETS
extraction
five minute
five minute tutorial
five-minute
floorplanning
GlobalFoundries
hierarchical design
IBM
Industry Insights
IP
LEF
lithography
Logic Design
low power
low-power
low-power design
mixed signal
mixed signal design
Mixed signal physical implementation
mixed-signal
NanoRoute
nanoroute encounter routing
oa
OA flow
open access
OpenAccess
parasitics
placeDesign
placement
power
power analysis
Power Routing using Encounter
POWR RING
puzzler
QRC
routing
RTL compiler
signal integrity
silicon realization
SOC
SOI
STA
static timing analysis
synthesis
tcl
test
TSMC
TSV
tutorial
Virtuoso
webinar

Getting Started with dbSet

A while back, I posted a blog called Getting Started with dbGet . It was a brief introduction to this database access mechanism. Well, dbGet is only half the story - there is also a command called dbSet, which can give you even more power in your scripting or manipulating of the design database. It works...

Posted to Digital Implementation (Weblog) by Kari on Mon, May 18 2009
Clarification needed on RC commands

Hi, In our project we go for a netlist to netlist optimisation using rc-compiler (V8.1).I need a clarification on the following commands 1) "tns_opto true" 2) "endpoint_slack_opto true" These to options were tried seperately in 2 of my runs .....but they didnt have much of an impact...

Posted to Digital Implementation (Forum) by NAADHAN on Tue, May 5 2009
Jurassic Park IV: The Return of ANALOG

In the lab, no one can hear you scream! When I was getting my BSEE in the 1980s and studying analog and communications, my friends would say, “Why are you studying that old dinosaur, digital is where it’s at!”. Well, far from being consigned to the La Brea tar pit, analog is once again...

Posted to Custom IC Design (Weblog) by NewYorkSteve on Tue, May 5 2009
Interview with SiRF's Nigel Foley on Low-Power Design

Over the last three years, customers have been able to leverage the Cadence Low-Power Solution to tapeout their most complex designs. SiRF is no exception. However, in the case of SiRF, another secret weapon was used that made things even easier and cut design time significantly – SiRF leveraged...

Posted to Digital Implementation (Weblog) by soheilm1 on Mon, May 4 2009
Porting EDA Applications To Multicore -- Part 2

As noted in part one of this blog series, porting the Encounter Digital Implementation System (EDI) to multicore platforms was a challenging task. That’s no less true for Cadence’s efforts to parallelize the Virtuoso Spectre Circuit Simulator, although the challenges were somewhat different...

Posted to Industry Insights (Weblog) by rgoering on Thu, Apr 30 2009
Porting EDA Applications To Multicore -- Part 1

The EDA industry is gearing up for what may be its largest retooling ever – retrofitting or rewriting applications to run on next-generation multicore platforms. An inside look at how Cadence ported the Encounter Digital Implementation System (EDI) to parallel processing illustrates some of the...

Posted to Industry Insights (Weblog) by rgoering on Tue, Apr 28 2009
How to balance CTS between through pin attributed register and a normal sink ?

Hi , In our design we specify some register pins to be through pins. If path exists between this through pin registers and normal sinks...How do we balance them?? (This has caused some setup violations ). Thanks & Regards, NAADHAN

Posted to Digital Implementation (Forum) by NAADHAN on Sat, Apr 25 2009
Clarification needed for CTS spec parameters....

Hi All, How do these parameters affect my Clock tree building and what do they mean(to the tool) .... 1)MaxDelay 2)MinDelay 3)MaxSkew 4)ForceMaxCap 5)MaxFanOut 6)BufMaxTran 7)SinkMaxTran 8)MaxCap 9)DefaultMaxCap It would be better if can get some reading resources for the above query as well as on CTS...

Posted to Digital Implementation (Forum) by NAADHAN on Wed, Apr 22 2009
How to adjust the core LL(lower left )Co-ordinates-(Origin) to 00 ?

Hi , In mydesign a FloorPlan was completed and after that i saw that my core's LL(Lower Left) Co-ordinate was not at (0 0) but at some negative values (-x,-y)....... 1) Is there any way to correct this relatively so that all my macros and pins also get adjusted????? 2) One way of doing it is to edit...

Posted to Digital Implementation (Forum) by NAADHAN on Tue, Apr 21 2009
How to sort pins in a particular order?

Hi, I have a done a floor-plan and now the pin section need to be sorted and placed.... Initially this was sorted by name. But i have a specific order in which i want them to appear... So how should i tell the tool(encounter) that i want the pins to be placed in this specific order??.. There are around...

Posted to Digital Implementation (Forum) by NAADHAN on Tue, Apr 21 2009

Page 22 of 25 (250 items) « First ... < Previous 20 21 22 23 24 Next > ... Last »

Popular Tags

Email

Share

Subscribe

Contact Us

Encounter

Getting Started with dbSet

Clarification needed on RC commands

Jurassic Park IV: The Return of ANALOG

Interview with SiRF's Nigel Foley on Low-Power Design

Porting EDA Applications To Multicore -- Part 2

Porting EDA Applications To Multicore -- Part 1

How to balance CTS between through pin attributed register and a normal sink ?

Clarification needed for CTS spec parameters....

How to adjust the core LL(lower left )Co-ordinates-(Origin) to 00 ?

How to sort pins in a particular order?