Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Encounter/Encounter Digital Implementation
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Encounter,Encounter Digital Implementation
"SoC-Encounter"
8.1
Brian Wallace
bsub
cadence
Cadence Online Support
cadence.com community
cell masters
command line
Conformal
Console output
dbGet
debug DRC violations
default naming conventions
design import
design rules
Digital Implementation
Digital Implementation forums
digital Implementationg
DRC
DRC signoff
DRC violations
Dwyer
EDI
EDI 10.1
EDI 11
EDI 11.1
EDI system
Encounter - verify_geometries
encounter 8.1
Encounter Digital Implementation System 8.1
encounter test
filler cells
finding cells
five-minute
FPGA
get_metric
LEF
Logic Design
low power
Low-Power
migration
naming
NanoRoute
net renaming
OS
Power-Efficient Design
puzzler
PVS
quick tip
Redhat
redirect
Router
screencast
SoC realization
SoC-Encounter
tab completion
TCL
Techfile
timing debug
tutorial
verification
Verify Geometry
via Connectivity
virtuoso
write nets to file
Place and route on SOC encounter
Hello, I am a newbie at place and route operation. Can anyone please tell me how do you make sure that all the blockes i your design are arranged in a certain way while doing place and route . I mean I have like around 300 odd blockes to be eranged and I want them to be ordered row wise and column wise...
Posted to
Digital Implementation
(Forum)
by
amythpai
on Sun, Mar 17 2013
Via Placement issue.
Hi every one, I'm Lakshmi Prashanth, and i'm new to this encounter tool, I've got a problem., initially when i was moving the PG net over the Macros, tool was automatically placing the via's, But suddenly yesterday, some via's are deleted automatically, I don't know how, and If...
Posted to
Digital Implementation
(Forum)
by
Leader
on Tue, Feb 12 2013
Simple Steps to Debug DRC Violations Undetected in EDI System
You've placed and routed your design in the Encounter Digital Implementation (EDI) System. It passed Verify Geometry and Verify Connectivity without a violation. Great! But when you run DRC signoff with your physical verification tool, you have violations related to the routing. What should you do...
Posted to
Digital Implementation
(Weblog)
by
wally1
on Mon, Sep 10 2012
Capturing and Processing Encounter Console Output with "redirect"
In my last post I wrote about writing more compact db access scripts with dbGet's expression-based matching . We found all of the high fanout nets in the design which weren't clock nets: dbGet [dbGet top.nets {.numInputTerms > 16 && .isClock == 0}].name This writes the name of each...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Mon, Jul 23 2012
EDI System’s get_metric Command Makes Metrics Reporting Quick and Easy
In this blog post I want to highlight the command get_metric that was introduced in Encounter Digital Implementation (EDI) System 10.1 and enhanced further in version 11. Have you ever tried writing a script to extract information from the log file like run times or timing results? It becomes complicated...
Posted to
Digital Implementation
(Weblog)
by
wally1
on Mon, Jun 25 2012
Getting Started with EDI 11 – Be Aware of OS and Design Import Changes So Your Migration Goes Smoothly
Hello, and welcome to my first blog! As an application engineer in customer support I use Encounter Digital Implementation (EDI) System on a daily basis. Each day I see new issues, design challenges and problems customers are trying to solve. I hope to share many of the common and more interesting problems...
Posted to
Digital Implementation
(Weblog)
by
wally1
on Mon, Mar 19 2012
Five-Minute Tutorial: Default Naming Conventions in Encounter Digital Implementation (EDI)
This is a topic that frequently comes up on both internal and external forums. And the answer is right in the Encounter Digital Implementation System (EDI) User Guide, but unless you already know that, you may not think to look for it there. At some point, all of us have looked at a timing report, and...
Posted to
Digital Implementation
(Weblog)
by
Kari
on Mon, Feb 27 2012
Encounter Quick Tip: Finding Available Cell Masters with dbGet
When you first start using dbGet, many of your queries branch off the "top" keyword and then traverse to "insts" or "nets". These searches return a list of all the instances or nets in the design. But sometimes it's necessary to query the available cell masters -- some...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Wed, Sep 28 2011
Tab Completion with Encounter's dbGet Command: Smarter Than You Might Think
If there's one thing that makes navigating a UNIX command line or tool console more efficient, it's tab completion. We've been improving Encounter's support for tab completion over the past few releases, and in 10.1 Encounter's dbGet command received tab completion support for the...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Thu, May 19 2011
Encounter Quick Tip: How to Repair Command Line Navigation When Launching via bsub
When two users report the same issue in the same week I'm glad I can share the problem and solution via this blog. I know a lot of you work in an environment where you request computing resources via "bsub." In many cases it's frowned upon to request an xterm to launch jobs and it's...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Tue, Apr 12 2011
Page 1 of 2 (14 items) 1
2
Next >