Home > Community > Tags > Encounter power routing
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Encounter power routing

  • Special routes with opens

    Hello everybody, I am working on floorplanning of a specific design with macro blocks (RAMs) and I have some issues : 1) My RAMs aren't connected to VDD/VSS 2) Number of Core ports routed: 0 open: 27478 Number of Followpin connections: 13739 3) When I make a verifyConnectivity, I have a message below...
    Posted to Digital Implementation (Forum) by Stewan on Wed, Jul 9 2014
  • Connect core ring and Power pads

    Hi everyone, I can't connect the power pads to the core ring. I tried with different power pads, core ring width and pad cells. Every time I use special route the encounter display this warning: **WARN: (ENCSR-1256): Cannot find any CORE class pad pin of net VDD1. Check net list, or change port class...
    Posted to Digital Implementation (Forum) by LintonThiago on Mon, Nov 4 2013
  • Slotting problems

    Hi, 1. I was interested in knowing how can we slot wide metal connects in our automated flow of encounter, I have found an option in place and route, its a guide file which is a text file but that is an option which is not viable. 2. How can I increase the width of the routing metals. Thanks in advance...
    Posted to Digital Implementation (Forum) by BraveHeart on Mon, Jun 4 2012
  • Encounter 9.1 - Synthesize Power Plan menu

    Hi, I am currently working through an old encounter workshop, with a DTMF design, located at share/fe/gift/tutorials/dtmf in my encounter 9.1 install directory. I got the artisan files from the training course page. The workshop document is dated january 2007, and written for SoC encounter 6.20. In section...
    Posted to Digital Implementation (Forum) by MzQuarter on Mon, Jul 12 2010
  • Re: Short between IO filler blockage and IO pad pin

    To avoid shorts you have at least 2 ways: 1. If blockage represents actual wire in the filler (not pad ring) then shorts are valid and you need to resize pad pin in IO cell to meet spacing (maybe you need to consider width-depended spacing rules). 2. If blockage comes from pad ring wires in the fille...
    Posted to Digital Implementation (Forum) by mikhail on Wed, Apr 28 2010
  • missing vias in stacked power rings

    Hi all, we are working in a 5 metal layer process with Encounter 5.2. In our design, we have decided to stack the power rings, i.e. the VSS ring is on metal layer 1 and the VDD ring is in the same position but on metal layer 5. However, we are confronted with the following problem during power routing...
    Posted to Digital Implementation (Forum) by MMode on Thu, Nov 19 2009
  • Stacked via violations in encounter power router.

    I am trying to create the power routes using Encounter 9.1 There are lot of memories in the design which has power pins in layer M4 ( design is 8 Metal layer process) i create the stripe in M3 & M7 where in M7 gets tapped to some of the power pins of the memories as the pitch of M7 is such that some...
    Posted to Digital Implementation (Forum) by deeps on Wed, Nov 4 2009
  • Re: bottomup flow,how to make submodule ring and stripe can been see in top module

    similar issue on another website: http://www.chiptalk.org/modules/newbb/viewtopic.php?topic_id=202&forum=2&post_id=789 Hierarchical place and route with Encounter Hi - I'm trying to figure out how to place and route a hierarchy with SOC Encounter (v5.2). I must be missing something because...
    Posted to Digital Implementation (Forum) by verysmart on Tue, Sep 29 2009
  • Re: bottomup flow,how to make submodule ring and stripe can been see in top module

    I use : lefOut -stripePin -PGpinLayers 1 2 -extractBlockPGPinLayers 1 2 sub_block0.lef we do Sroute I add -stripeSCpinTarget boundaryWithPin option,since there are some space between my ring and block Boundary after load into toplevel ,I can see the power row/stripe pin come out is on Metal1 (lef/right...
    Posted to Digital Implementation (Forum) by verysmart on Tue, Sep 29 2009
  • Follow rails for empty rows.

    Hi, I am trying to create the follow rails using encounter. but when i use the sroute command, it does not create the follow rails for the empty rows, How can i control this?? thanks deepak.
    Posted to Digital Implementation (Forum) by deeps on Tue, Aug 18 2009
Page 1 of 2 (13 items) 1 2 Next >