Home > Community > Tags > ELC/Encouter Library Characterizer
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

ELC,Encouter Library Characterizer

  • Encounter Library Characterizer gate recognition fails

    Dear all, I'm having a problem with the Encounter Library Characterizer tool in the ETS Suite. I'm trying to characterize standard cells, however, I'm having a problem that keeps returning at a lot of forums, but never seems to get solved. In the first step of characterization, the tool should...
    Posted to Digital Implementation (Forum) by HansRey on Wed, Jan 15 2014
  • ELC alf2vhdl error: Unexpected setuphold

    Halo, I've characterized a biphase enable flip flop with scan using ELC. The alf2vhdl command is unable to write out a VITAL Timing file for the flip flop, and gives the error as given in the thread title. This is very confusing since the alf2veri command writes out a verilog timing file with ease...
    Posted to Digital Implementation (Forum) by eklikeroomys on Wed, Sep 28 2011
  • ELC Simulation failed with status 512

    I am trying to create a standard cell library with transistor level model written in verilog A. I am getting the following output -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*- Simulation Summary -*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*- -------------+-------------+----------+------------...
    Posted to Digital Implementation (Forum) by rangha on Fri, Aug 19 2011
  • ELC memory macro characterization

    Hi All, I need some help for characterizing memory block generated by a memory compiler, which provides a spice model for the macro and a .lib file charatrized for nominal voltage. I am not really sure, how I can characterize a memory block with ELC. As I understand from the user guide, a gate file may...
    Posted to Digital Implementation (Forum) by amed on Tue, Apr 26 2011
Page 1 of 1 (4 items)