Cadence.com will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST).
Cadence.com login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > EDP/Electronic Design Processes
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

EDP,Electronic Design Processes

  • EDP Workshop: Will Security Concerns Slow EDA in the Cloud?

    Is public cloud computing secure enough for IC design work? Two different perspectives emerged at the IEEE Electronic Design Processes ( EDP ) workshop April 7-8, where an Intel manager detailed security concerns his company has about public clouds, and the CEO of EDA startup Physware explained why his...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Apr 13 2011
  • EDA Workshop: A Reality Check On 3D ICs

    3D ICs are an attractive technology, but what will it take to make them successful? Presenters at the recent Electronic Design Processes (EDP) workshop didn't have all the answers, but they had a lot of interesting insights into how EDA tools and flows will need to change to support stacked die with...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Apr 19 2010
Page 1 of 1 (2 items)