Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> EDA360
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
EDA360
20nm
ABV
acceleration
accellera
Accellera VIP TSC
AMIQ
Analog
applications
apps
ARM
ARM Techcon
Bruggeman
Cadence
Cadence Connections
Cadence VIP portfolio
CDNlive
CDNLive!
cloud
collaboration
Coverage-Driven Verification
creators
C-to-Silicon
DAC
DAC 2011
DDR3
debug
Denali
Duolog
DVcon
e
EDA
embedded
embedded software
emulation
ESL
formal
Formal Analysis
formal verification
FPGA
Functional Verification
Gary Smith
High-Level Synthesis
IES
IES-XL
IEV
IFV
Incisive
Incisive Enterprise Simulator (IES)
Industry Insights
Intel
IP
IP integration
IP-XACT
ISX
Joe Hupcey III
Lip-Bu Tan
low power
MDV
metric driven verification (MDV)
mixed signal
Mixed Signal Verification
Mixed-Signal
multi-core
NextOp
Open Integration Platform
OpenPDK
OSCI
OVM
Palladium
Palladium XP
PCB
Power
Rapid Prototyping Platform
Segars
Silicon Realization
Simulation
SoC
SoC Integration
SoC Realization
software
Specman
Standards
synthesis
system
System Development Suite
system level
system realization
SystemC
SystemVerilog
Tan
TLM
TSMC
uvm
verification
VIP
virtual platforms
virtual prototype
Virtual System Platform
VSP
Zocalo
Improve Debug Productivity - SimVision Video Series on YouTube
Most verification customers claim that they are spending over 50% of their verification effort in debug. If so, you should check out these latest SimVision debug videos since you will quickly see how SimVision can enable you to be much more productive in less than an hour after viewing the videos. Take...
Posted to
Functional Verification
(Weblog)
by
Karnane
on Tue, Feb 5 2013
“Product Creation” Gives EDA a Broader Focus
One term you are likely to hear from Cadence in 2013 is "product creation." A key message in the Cadence Systems and Software Group (SSG), product creation looks beyond chip or board design and considers the entire end product, including software applications, mechanical enclosures, and the...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Feb 4 2013
Interconnect Workbench Eases Analysis and Verification for ARM-Based SoCs
In today's complex SoCs, early performance analysis and verification of SoC interconnect is crucial. Architects must ensure that interconnect will meet the bandwidth and latency requirements of the target application, while verification engineers must build a testbench that assures functional correctness...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Oct 9 2012
Video: Interview with Professional Teenage Technology Coach Kristine Bonhoff
Over the past several years at various EDA trade events, one of the more popular forums have been panel discussions and interviews asking teenagers about the technology in their daily lives. However, those forums have been comprised of amateurs, whereas in this interview I've secured a professional...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Tue, Jul 31 2012
CDNLive! – Lip-Bu Tan Keynote Cites Semiconductor Growth Drivers
CDNLive! Silicon Valley , the annual Cadence U.S. user conference, opened in San Jose, California March 13, 2012 on an optimistic yet cautionary note. Keynote speakers from Cadence, TSMC and ARM each predicted a new era of innovation in the electronics industry, but also noted daunting challenges that...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Mar 13 2012
EDA CEOs Speak Out: 3D-ICs, IP Integration, Low Power, and More
What's driving the EDA industry today and where is it headed in the near future? Some high-level answers to these questions came from the EDA Consortium (EDAC) annual CEO Forecast panel Feb. 29, 2012. EDA industry leaders shared their views about 3D-ICs, SoC integration, power management, industry...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Mar 5 2012
2012 CES: Top 3 Trends Impacting EDA This Year
For years now consumer electronics have driven (nay, saved) the EDA industry. Hence, many events at last week's annual Consumer Electronics Show (CES) in Las Vegas can be extrapolated as leading indicators for the EDA business. While I couldn't personally attend CES this year, I had two trusted...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Tue, Jan 17 2012
Report on ARM Techcon 2011: Real and Virtual Software Apps, High-Speed Silicon and Lego Hardware
The acid test of any conference is how long the information and lessons learned linger in your mind after the keynotes, panels, and demos wrap up. Like last year, the 2011 edition of ARM Techcon is passing the test of time. Below are some of the highlights that have stuck with me and/or have been prompted...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Tue, Dec 13 2011
Embracing Our Competitors with the Connections Program
In my last blog post , I described the Cadence Verification Alliance (VA) and how it provides value to customers, VA members, and us. I've been pleasantly surprised at the readership numbers given that this is what radio commentator Paul Harvey used to call "shop talk" when he discussed...
Posted to
Functional Verification
(Weblog)
by
tomacadence
on Tue, Dec 6 2011
Free, On-Demand “Tech on Tour” – Digital, Custom/Analog, and PCB
For some time Cadence has offered EDA360 "Technology on Tour" presentations in various cities. Now Cadence is offering on-line Technology on Tour presentations at your desktop, any time, for free. These technical presentations and demos show how to solve common design challenges, and provide...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Dec 1 2011
Page 1 of 14 (132 items) 1
2
3
4
5
Next >
...
Last »