will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > EDA tools/software-driven verification
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

EDA tools,software-driven verification

  • DVCon 2014: How to Close the Verification Gap

    SAN JOSE, Calif.--Sometimes in the electronics industry, the best questions are at once the simplest and scariest. Consider the one raised in a DVCon 2014 panel (Richard Goering blogged in detail here ): Have we created the verification gap? I invited Cadence Senior Architect JL Gray and ChipDesign Magazine...
    Posted to The Fuller View (Weblog) by Brian Fuller on Thu, Mar 20 2014
  • DVCon 2014: What's the Missing Piece in Verification?

    SAN JOSE, Calif.-What's missing in system-design verification environments today? For many, it's software. That's the perspective of Cadence Product Director Frank Schirrmeister, who participated in a DVCon 2104 panel that raised that very question. Schirrmeister, in an interview with me...
    Posted to The Fuller View (Weblog) by Brian Fuller on Wed, Mar 19 2014
Page 1 of 1 (2 items)