Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Digital Implementation
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
ARM
cadence
DAC
Digital Implementation
EDA360
encounter
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
Specman
System Design and Verification
SystemC
TLM
UVM
Verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Digital Implementation
"SoC-Encounter"
28nm
3D
3DIC
3D-IC
8.1
ARM
Avago
Brian Wallace
cadence
Cadence Encounter Power System
Cadence Online Support
CDNlive
CDNLive!
Conformal
CPF
CSV
CTE-TCL
DAC
DATE
dbGet
dbSet
design closure
design rules
DFM
digital
Digital Implementation forums
DRC
dynamic rail analysis
Early Rail Analysis
ECO
EDI
EDI 10.1
EDI 11
EDI 11.1
EDI System
EDI system Encounter Digital Implementation System
encounter
encounter 8.1
Encounter Digital Implementation
Encounter digital Implementation system
Encounter Digital Implementation System 8.1
encounter power system
Encounter Timing System
EPS
ETS
filler cells
First Encounter
five minute
five minute tutorial
five-minute
flip chip
Floorplanning
GigaOpt
Global Timing Debug
help
hierarchical design
IC Design
Industry Insights
IP
IR Drop
LEF
Logic Design
low power
Low-Power
LVS
Manufacturability Sign-off
mixed signal
mixed-signal
NanoRoute
noise analysis
PoP
power
power analysis
Power-Efficient Design
puzzler
Routing
RTL Compiler
screencast
scripting
SI analysis
signal integrity
Signoff Analysis
silicon realization
SoC
SoC-Encounter
SoC-Encounter 8.1
SOI
Sourcelink
STA
stacked die
static timing analysis
tapeout
TCL
timing convergence
TSV
tutorial
verification
Virtuoso
wirebond
Five-Minute Tutorial: Find A Pin's Transition Time
How many times while working in Encounter Digital Implementation system have you wanted to find the transition time on a certain pin? How did you go about finding it? Here are some ways I know that I've used: If I knew the pin was failing the max_transition constraint, hunt it down in the .tran violation...
Posted to
Digital Implementation
(Weblog)
by
Kari
on Thu, Jun 16 2011
Five-Minute Tutorial: Avoiding The Use Of FILL1 Cells
A new thing that we're seeing with some 45nm libraries is the rule that single-wide filler cells should not be used. At first, this may seem like a difficult thing to ensure in your design flow, but Encounter Digital Implementation system has the ability to handle this. You just have to know the...
Posted to
Digital Implementation
(Weblog)
by
Kari
on Wed, May 25 2011
Tab Completion with Encounter's dbGet Command: Smarter Than You Might Think
If there's one thing that makes navigating a UNIX command line or tool console more efficient, it's tab completion. We've been improving Encounter's support for tab completion over the past few releases, and in 10.1 Encounter's dbGet command received tab completion support for the...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Thu, May 19 2011
Five-Minute Tutorial: Fixing SI Victim Nets
It's hard to believe there was a time when we didn't even run signal integrity analysis. It wasn't always a necessity at the larger nodes of several years ago, but it's absolutely essential in today's processes. So I'm sure every one of you out there has battled SI violations...
Posted to
Digital Implementation
(Weblog)
by
Kari
on Wed, May 18 2011
Five-Minute Tutorial: Setting Up Clock Routing Rules
Hi, and welcome back to another Five-Minute Tutorial! Yes, I know it's been a while, but like most of you out there, I'm an ASIC designer, and you know how busy work can get. (Blogging is not my day job, but I enjoy doing it when I have some extra time!) Today's topic is how to set up your...
Posted to
Digital Implementation
(Weblog)
by
Kari
on Tue, May 10 2011
Encounter Quick Tip: How to Repair Command Line Navigation When Launching via bsub
When two users report the same issue in the same week I'm glad I can share the problem and solution via this blog. I know a lot of you work in an environment where you request computing resources via "bsub." In many cases it's frowned upon to request an xterm to launch jobs and it's...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Tue, Apr 12 2011
28 nm IC Design: The Devil Is In The Details
Smaller process technologies are enticing chip makers with bigger rewards from their end products. The shorter gate lengths at 28nm promise faster transistor speeds and less leakage power, and can double the amount of the logic that can be put into the same die area. Most importantly, however, more die...
Posted to
Digital Implementation
(Weblog)
by
Nora
on Mon, Mar 14 2011
Encounter Puzzler #3 Solution: Renaming a Net Logically
Once again, the Encounter Digital Implementation designer community has stepped up to the challenge. Last week's puzzler -- renaming a net logically in Encounter -- was solved in short order. Let's add J2mh and Sims to the list of Encounter Wizards (along with regular commentator and guest blogger...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Wed, Mar 9 2011
Tortoise Versus Hare … or How to Improve Your Time to Tapeout Using In-Design Signoff
Now that Wei Lii Tan has helped you with your New Year’s resolution to “create a chip that is so compelling …” in his previous blog , I would like to help you understand how Cadence is using our signoff qualified engines during the design implementation flow to reduce your time...
Posted to
Digital Implementation
(Weblog)
by
PeteMc
on Wed, Feb 23 2011
Guest User Blog: dbShape For All Your Logical Operation Needs
This is a guest post from Jason Gentry at Avago. I hope you enjoy this useful piece he's contributed on using the Encounter Digital Implementation System's dbShape command that debuted in 10.1. I figured it was time for another guest blog, especially since I've been able to play with one...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Wed, Feb 16 2011
Page 4 of 13 (128 items)
« First
...
< Previous
2
3
4
5
6
Next >
...
Last »