Home > Community > Tags > Digital Implementaion/ETS
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Digital Implementaion,ETS

Sorry, but there are no more tags available to filter with.
  • Cell Delay

    In ETS I am getting the same cell delay for a cell BUF when I the design is set at 25C and 110C. Ideally I should see the delay increase. I saw the cell in the exactly same path in both the designs. What could be the explanation?
    Posted to Digital Implementation (Forum) by akshayd1 on Thu, Mar 15 2012
Page 1 of 1 (1 items)