Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Digital Implementation
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Digital Implementation
"SoC-Encounter"
28nm
3D
3DIC
3D-IC
8.1
ARM
Avago
Brian Wallace
cadence
Cadence Encounter Power System
Cadence Online Support
CDNlive
CDNLive!
Conformal
CPF
CSV
CTE-TCL
DAC
DATE
dbGet
dbSet
design closure
design rules
DFM
digital
Digital Implementation forums
DRC
dynamic rail analysis
Early Rail Analysis
ECO
EDI
EDI 10.1
EDI 11
EDI 11.1
EDI System
EDI system Encounter Digital Implementation System
encounter
encounter 8.1
Encounter Digital Implementation
Encounter digital Implementation system
Encounter Digital Implementation System 8.1
encounter power system
Encounter Timing System
EPS
ETS
filler cells
First Encounter
five minute
five minute tutorial
five-minute
flip chip
Floorplanning
GigaOpt
Global Timing Debug
help
hierarchical design
IC Design
Industry Insights
IP
IR Drop
LEF
Logic Design
low power
Low-Power
LVS
Manufacturability Sign-off
mixed signal
mixed-signal
NanoRoute
noise analysis
PoP
power
power analysis
Power-Efficient Design
puzzler
Routing
RTL Compiler
screencast
scripting
SI analysis
signal integrity
Signoff Analysis
silicon realization
SoC
SoC-Encounter
SoC-Encounter 8.1
SOI
Sourcelink
STA
stacked die
static timing analysis
tapeout
TCL
timing convergence
TSV
tutorial
verification
Virtuoso
wirebond
Q&A: What Designers are Finding at 28nm – and How a “Unified” Digital Flow Can Help
Early adopters are starting to design at 28nm and are running into some challenges, according to Rahul Deokar, product management director for digital Silicon Realization at Cadence. In this interview he talks about challenges designers are experiencing due to design rules, lithography, low power, mixed...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Feb 16 2011
Tackling your Greatest Chip Design Challenges with the Cadence Digital End-to-End Flow
It hasn't been that long, but do you recall your new year's resolution? Eat healthier? Have more work-life balance? Exercise more? Or, what about, "create a chip that is so compelling and useful, it blows everybody's socks off in the semiconductor industry?" If the latter is your...
Posted to
Digital Implementation
(Weblog)
by
Design4Life
on Mon, Jan 31 2011
Advanced Maneuvers in Feedthrough Insertion: Maximizing Routability while Minimizing Port Creation
Previously I wrote about the basics of feedthrough insertion in Encounter . Today I'd like to push into a tiny but powerful example of how Encounter's feedthrough insertion solution can derive solutions that enable rapid top-level design closure. Feedthrough insertion in Encounter has two modes...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Mon, Jan 10 2011
Planning for Hierarchical Design Success: Do You Have a Robust Feedthrough Insertion Solution?
Feedthrough insertion is a subtly crucial task that naturally arises in hierarchical digital design. There are several types of approaches we can use to allow signals to traverse across a chip, but the most common and effective I've seen is where buffers are inserted in neighboring partitions. This...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Mon, Dec 27 2010
CDNLive! Silicon Valley 2010: User Papers Explore Digital Implementation
I previously wrote about the general session of the 2010 CDNLive! Silicon Valley conference, focusing on what EDA360 means for Digital Implementation engineers . Today I wanted to share a little more about a couple of papers I co-presented along with Cadence customers. I enjoy co-presenting with customers...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Thu, Nov 4 2010
CDNLive! Silicon Valley 2010: What EDA360 Means to Digital Implementation Engineers
CDNLive! Silicon Valley 2010 -- our user's group meeting and more -- kicked off yesterday morning at the Fairmont Hotel in San Jose, California. It's been 2 years since the last CDNLive! (last year's event was online-only) where I captured this video of our Encounter software running though...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Wed, Oct 27 2010
Five-Minute Tutorial: ecoAddRepeater
In today's tutorial, we're going to talk about the Encounter Digital Implementation (EDI) system command ecoAddRepeater. You may have come across this command and even used it before, or perhaps you used the GUI (Optimize->Interactive ECO...) to add buffers or inverters, and didn't know...
Posted to
Digital Implementation
(Weblog)
by
Kari
on Tue, Oct 19 2010
3D-IC TSV Realization: The Race Has Begun!
3D IC discussions are creating quite a buzz these days. No conference is complete without a mention of 3D ICs, and there are reasons behind that. 3D ICs using through-silicon vias (TSVs) help you meet challenging performance and power targets to serve the growing demands of the networking, graphics,...
Posted to
Digital Implementation
(Weblog)
by
samtabansal
on Tue, Oct 12 2010
Guest Blog: Using dbTransform to Translate Geometric Coordinates in Encounter
This is a guest post from JasonG at Avago. I hope you enjoy this useful piece he's contributed on using the relative-new dbTransform Encounter command. If you'd like to write a guest post we'd love to have it. Please drop me an E-mail if you're interested in contributing: dwyer@cadence...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Tue, Sep 28 2010
Encounter Puzzler #2 Solution: Finding Registers Beneath a Hierarchy
Thanks to everyone who participated in this week's Encounter Puzzer . If you didn't catch it earlier, have a look now before reading the solution discussion below. I thought this puzzler was great because it's such a small and simple example, yet it leads to so many useful fundamental components...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Fri, Sep 24 2010
Page 5 of 13 (128 items)
« First
...
< Previous
3
4
5
6
7
Next >
...
Last »