Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Digital Implementation
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Digital Implementation
"SoC-Encounter"
28nm
3D
3DIC
3D-IC
8.1
ARM
cadence
Cadence Encounter Power System
CDNLive
CDNLive!
CeltIC
CeltIC NDC
checkFiller
command line
Conformal
CPF
CSV
CTE-TCL
DAC
DATE
dbGet
dbSet
design closure
design rules
DFM
digital
Digital Implementation forums
DRC
dynamic rail analysis
Early Rail Analysis
ECO
EDI
EDI 10.1
EDI 11
EDI 11.1
EDI system
EDI system Encounter Digital Implementation System
EM Failures
encounter
encounter 8.1
Encounter Digital Implementation
encounter digital implementation system
Encounter Digital Implementation System 8.1
encounter power system
Encounter Timing System
EPS
ETS
filler cells
First Encounter
five minute
five minute tutorial
five-minute
flip chip
Floorplanning
gigahertz
Global Timing Debug
hierarchical design
Industry Insights
IR Drop
Lin
lithography
Logic Design
low power
Low-Power
LVS
Manufacturability Sign-off
mixed signal
mixed-signal
NanoRoute
noise analysis
PoP
power analysis
Power-Efficient Design
puzzler
RTL Compiler
screencast
scripting
SI
SI analysis
signal integrity
signoff
Signoff Analysis
silicon realization
SoC
SoC-Encounter
SoC-Encounter 8.1
STA
stacked die
static timing analysis
tapeout
TCL
The Power Forward Initiative
timing convergence
TSV
tutorial
verification
via
Virtuoso
wirebond
Cadence, Samsung Detail 20nm RTL-to-GDSII Methodology
In a recently archived May 2 webinar , speakers from Cadence and Samsung described a 20nm digital design methodology that can manage challenges such as double patterning, variability, and complexity. The webinar discussed EDA tools, physical IP, and 20nm process technologies, and it highlighted a "proof...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, May 7 2012
When One Via Just Doesn’t Cut It – Recommended Settings for NanoRoute Including Multi-cut Via Insertion Flows
Maximizing the usage of Multi-cut vias by the router is one key to improving yield. And at advanced nodes it is essential step in the flow. So what are the proper settings and flow to use to maximize multi-cut via insertion with NanoRoute? And how do I know if I'm using the latest recommended settings...
Posted to
Digital Implementation
(Weblog)
by
wally1
on Thu, Apr 5 2012
Collaboration, Concurrency, and Convergence: CDNLive! Silicon Valley 2012
I was out in San Jose last week for CDNLive! Silicon Valley 2012 -- our US user's group conference. I feel like we've been on a good run with this conference during the past few years. I'm seeing users return to present papers year after year. And each year we seem to have new users who are...
Posted to
Digital Implementation
(Weblog)
by
BobD
on Mon, Mar 19 2012
Getting Started with EDI 11 – Be Aware of OS and Design Import Changes So Your Migration Goes Smoothly
Hello, and welcome to my first blog! As an application engineer in customer support I use Encounter Digital Implementation (EDI) System on a daily basis. Each day I see new issues, design challenges and problems customers are trying to solve. I hope to share many of the common and more interesting problems...
Posted to
Digital Implementation
(Weblog)
by
wally1
on Mon, Mar 19 2012
The Technology Behind Encounter 11.1 – Physical Aware Front End Design
In my last blog post I discussed new optimization and modeling technology in the Encounter 11.1 release, announced by Cadence March 5. While that blog post focused on physical IC ("back end") design, the new release also brings more "physical awareness" to front-end design, and that's...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Mar 6 2012
Five-Minute Tutorial: Where To Find More Encounter Digital Implementation (EDI) System Tutorials
We've had some people joining the forum lately that are either brand-new to Encounter Digital Implementation (EDI) system, or are coming back to it after several years away. I thought it would be a good time to highlight some great tutorials for getting started with EDI. If you're working with...
Posted to
Digital Implementation
(Weblog)
by
Kari
on Mon, Mar 5 2012
The Technology Behind Encounter 11.1 – Optimization for GHz, Giga-Gate, and 20nm Design
Realizing that high-performance (GHz range), high capacity (100M+ instances), and 20nm digital IC designs need new tools and methodologies, Cadence today (March 5, 2012) is announcing Encounter Digital Implementation System 11.1. Here's an inside look at three technology innovations that make it...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Mar 5 2012
Five-Minute Tutorial: Default Naming Conventions in Encounter Digital Implementation (EDI)
This is a topic that frequently comes up on both internal and external forums. And the answer is right in the Encounter Digital Implementation System (EDI) User Guide, but unless you already know that, you may not think to look for it there. At some point, all of us have looked at a timing report, and...
Posted to
Digital Implementation
(Weblog)
by
Kari
on Mon, Feb 27 2012
Five-Minute Tutorial: Change The Background Color Of EDI
Today's tutorial could probably be called a One-Minute Tutorial, since it's so quick. This is something that came across our internal expert alias, and I figured it's something that most people may not know about. Did you know that you can change the background color of your Encounter Digital...
Posted to
Digital Implementation
(Weblog)
by
Kari
on Wed, Feb 8 2012
Five-Minute Tutorial: Multiple View-Only Windows In EDI
Have you ever had a situation where you want to compare two (or more) different areas of a design, so you end up zooming in to one area, then to the other area, then back and forth as you look at various objects and layers, trying to recall the differences? Have you ever brought up two separate Encounter...
Posted to
Digital Implementation
(Weblog)
by
Kari
on Wed, Jan 25 2012
Page 1 of 12 (115 items) 1
2
3
4
5
Next >
...
Last »