Home > Community > Tags > Device Drivers/FPGA
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Device Drivers,FPGA

  • Designer View: Embedded Palladium Testbench Speeds System Bring-Up

    Emulation provides blazing fast verification speeds, but you still need a good methodology to get the most value from it. At a recorded Cadence Theater presentation at the 2013 Design Automation Conference (DAC), Mehran Ramezani, senior manager for firmware at Broadcom's Mobile and Wireless Group...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Jul 24 2013
  • Place and route on SOC encounter

    Hello, I am a newbie at place and route operation. Can anyone please tell me how do you make sure that all the blockes i your design are arranged in a certain way while doing place and route . I mean I have like around 300 odd blockes to be eranged and I want them to be ordered row wise and column wise...
    Posted to Digital Implementation (Forum) by amythpai on Sun, Mar 17 2013
Page 1 of 1 (2 items)