Home > Community > Tags > DesignCon

	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the Cadence blog (individual posts).

Popular Tags

Browse All Tags

Email
Social Web

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

DesignCon

Panelists: Bridging the Gap Between Analog and Digital Design

Analog and digital designers have lived in separate worlds for a long, long time. They use different methodologies and tools, and while digital design is heavily automated, analog design is not. But mixed-signal integration will force this gap to narrow, opening the door to new methodologies and better...

Posted to Industry Insights (Weblog) by rgoering on Wed, Feb 1 2012
Hot Topic Revisited: System-Level Design and a “New Class” of Engineer

Six months ago I wrote a blog post that considered the question, Is System-Level Design Creating a New Class of Engineer? Since then an ongoing discussion in the LinkedIn electronic system level (ESL) design group has added some new perspectives not considered in my original blog post. To quickly recap...

Posted to Industry Insights (Weblog) by rgoering on Thu, Oct 6 2011
Panelists: “Designer of Future” Needs New Hardware, Software Skills

There's been much talk about the tools and methodologies needed for next-generation electronic systems design, but not so much about the people behind them. The people side of system-level design became clearer at a DesignCon panel titled "Who is the Designer of the Future?" One conclusion...

Posted to Industry Insights (Weblog) by rgoering on Sun, Feb 6 2011
Panelists: FPGA Tool Opportunity is at the System Level

FPGA designers in the past got by with free or low-cost tools, and didn't provide much revenue for EDA companies. According to panelists at DesignCon Feb. 1, those days are going fast. A new era of complex FPGAs is opening a tremendous opportunity for new EDA support, especially at the system level...

Posted to Industry Insights (Weblog) by rgoering on Wed, Feb 2 2011
Cisco and Cadence Present Co-design Paper at DesignCon

Today at DesignCon, be sure to drop by Room 203 at 11:05 and see Cisco and Cadence present a paper that embedded.com told their newsletter subscribers will “capture the essence of the presentations at the conference and the quality of the technical solutions.” EEtimes (who now runs DesignCon...

Posted to IC Packaging and SiP (Weblog) by TeamAllegro on Tue, Feb 1 2011
Team Allegro to Boost Power of PCB PDN Solution – Sneak Peek at DesignCon 2011

The Cadence booth at DesignCon 2011 will provide visitors with a demonstration of new technology that has been developed for analysis of the power delivery network (PDN) of a printed circuit board (PCB). This new technology features enhanced static IR drop analysis, and is the foundation of a complete...

Posted to PCB Design (Weblog) by TeamAllegro on Mon, Jan 31 2011
DesignCon Panel Offers New Insights On Social Media

I thought I was fairly knowledgeable about blogging, Twitter, and other aspects of “social media,” but I learned a lot from a panel at the recent DesignCon 2010 . Entitled “Social media – do we really have to do it?” the panel made it clear that while social media provides...

Posted to Industry Insights (Weblog) by rgoering on Wed, Feb 10 2010
DesignCon Panel: “Total” IP Solutions Fuel SoC Integration

Panelists at DesignCon Feb. 3 agreed that just shipping RTL code for silicon IP is far from sufficient. But what comprises a “total” IP solution for SoC integration? That’s a little more complicated, and it fueled a good discussion with panelists from Arasan Chip Systems , Atrenta ...

Posted to Industry Insights (Weblog) by rgoering on Fri, Feb 5 2010
DesignCon 2010 Call for Papers

Hello, As a member of the technical committee and as the chair member for the Analog and Mixed-Signal Design and Verification track, I would like to invite you to submit an abstract to this conference. We solicit papers for two types of sessions: technical papers and tutorials. Technical papers, which...

Posted to Custom IC Design (Weblog) by helenet on Mon, Jul 20 2009
Post-Show Thoughts on DesignCon 2009

Joe Hupcey posted some photos from the DesignCon show in Santa Clara last week, and I'm finally finding a few minutes to comment on the event. I have a soft spot in my heart for this conference; I think that I've presented something in some form at every show but one since it was called Design...

Posted to Functional Verification (Weblog) by tomacadence on Thu, Feb 12 2009

Page 1 of 2 (11 items) 1 2 Next >

Popular Tags

Share

Subscribe

Contact Us

DesignCon

Panelists: Bridging the Gap Between Analog and Digital Design

Hot Topic Revisited: System-Level Design and a “New Class” of Engineer

Panelists: “Designer of Future” Needs New Hardware, Software Skills

Panelists: FPGA Tool Opportunity is at the System Level

Cisco and Cadence Present Co-design Paper at DesignCon

Team Allegro to Boost Power of PCB PDN Solution – Sneak Peek at DesignCon 2011

DesignCon Panel Offers New Insights On Social Media

DesignCon Panel: “Total” IP Solutions Fuel SoC Integration

DesignCon 2010 Call for Papers

Post-Show Thoughts on DesignCon 2009