Home > Community > Tags > Design Entry HDL/HDL
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Design Entry HDL,HDL

  • Design Lock in HDL / Read-only Design

    Hi, I would like to ask how to make the schematic design a read-only file. All previously created schematic designs will be uploaded in the server. These designs can be used by other design engineers for their projects. Engineers can reuse the existing designs (blocks) but are not allowed to modify or...
    Posted to PCB Design (Forum) by maberu on Thu, Jul 11 2013
  • Design Entry HDL Training

    Hi there! Is there any training offering for Design Entry HDL here in Philippines? Please let me know. Thanks.
    Posted to PCB Design (Forum) by comet on Thu, Jan 24 2013
  • Design Entry HDL grid errors

    I have been trying to build a schematic and the grids are not loading properly. Under Tool, Options, Grids, I have set my grid to Decimal, Show Logic Grid - On, Size 0.025, Multiple 1. But the console show my grid as size 0.024 1. When I check the grid size I have dots at 0.012 pitch.??????? Can anyone...
    Posted to PCB Design (Forum) by tmd63 on Thu, Jan 10 2013
  • Component Browser: Footprint is not defined for a part.

    Hi, After creating part/symbol in Part Developer using PCB Librarian, I tried to test the part in DE HDL through PCB Librarian. When I placed the part, Component Browser shows an error, Footprint is not defined for a part. What might be the cause of this error? But when I tried to export the schematic...
    Posted to PCB Design (Forum) by maberu on Thu, Jul 19 2012
  • Design Entry CIS to Design Entry HDL

    Hi! Is it possible to convert all symbols created in CIS into HDL? How? Thanks.
    Posted to PCB Design (Forum) by maberu on Tue, Jul 10 2012
  • LIBRARY REVISION VISIBILITY

    We currently distribute our global library over a network folder using hard coded Enviromental Veriables. The problem is that we have no way of knowing when the library was last updated. This can cause users to be un-aware of recent library updates or if they are using old revisions of the library (due...
    Posted to PCB Design (Forum) by Jonah Stephenson on Thu, Aug 19 2010
  • Strokes gone wild

    I have a user that has an intermittent problem with his cursor becoming a pencil that just keeps writing and writing. He exits concepts and returns and everything is fine. Any ideas?
    Posted to PCB Design (Forum) by SandraH on Tue, Jul 21 2009
Page 1 of 1 (7 items)