Home > Community > Tags > Design Diagnostics/Design for yield
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Design Diagnostics,Design for yield

  • Please allow me to ...

    In the words of the Rolling Stones…. Please Allow Me to Introduce Myself ,,,,, I took a different slat than Chris on my intro but I am a Product Marketing Director for Cadence's Diagnostics and silicon analysis products. I also have over 20 years of EDA experience and began my career as a...
    Posted to Silicon Signoff and Verification (Weblog) by Tom J on Wed, Aug 6 2008
  • Anyone involved in managing OPC or DFM may want to read this

    There is a good article in the August edition of Microlithography World that anyone involved in managing OPC or DFM may want to read. I may be a bit biased (I was one of the authors) but it is good...... Here's a link to the article . Fujitsu, Applied Materials and Cadence collaborated for this article...
    Posted to Silicon Signoff and Verification (Weblog) by Tom J on Wed, Aug 6 2008
  • DFM in Disguise

    DFM is an overloaded acronym/word. In some design flows, DFM can be found front-and-center and in others, it is just along-for-the-ride. It may be disguised as more rules in a process/rules design manual, or it can be quite explicit in a model-based analysis and optimization flow. But wait, let's...
    Posted to Silicon Signoff and Verification (Weblog) by wilbur on Sat, Jul 12 2008
Page 1 of 1 (3 items)