Home > Community > Tags > Design Automation Conference/uvm/Formal Analysis
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Design Automation Conference,uvm,Formal Analysis

  • Video: DAC 2011 Update From NextOp CEO Yunshan Zhu

    At DAC 2011 I had the opportunity to reconnect with Yunshan Zhu, the CEO of NextOp Software. After a quick update on their flagship product (BugScope 3.0), Yunshan shares his observations on how assertion synthesis can complement the Universal Verification methodology (UVM), plus he reveals specific...
    Posted to Functional Verification (Weblog) by jvh3 on Thu, Jun 23 2011
  • Looking Back at DAC

    Last week was the 48 th Design Automation Conference (DAC), held in lovely San Diego. This was the 24 th DAC in a row I've attended, which sounds impressive although I have a number of colleagues who go back even further. This year's attendance was significantly higher than last year's by...
    Posted to Functional Verification (Weblog) by tomacadence on Wed, Jun 15 2011
Page 1 of 1 (2 items)