Home > Community > Tags > DVCon/verification strategy/Testbench simulation
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

DVCon,verification strategy,Testbench simulation

  • DVCon 2009 - Day 3

    Today I was able to cover a paper on "OVM-based Methodology for Low Power Designs", and the panel titled "Mixing Formal Analysis with Simulation: Why, When, Where, and How?" Click here for some annotated photos. Notes: * Given there is much to say about the topic of Low Power in general...
    Posted to Functional Verification (Weblog) by jvh3 on Fri, Feb 27 2009
Page 1 of 1 (1 items)