Home > Community > Tags > DVCon
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

DVCon

  • Survey Results For "Booth-Centric" vs. "Paper Centric" Shows
    In my last post I shared how my annual tour of the tour of the ESC show floor inspired me to ask the community their preferences on trade show formats. Since I'm not certain how persistent these free survey sites are, allow me to replicate a snapshot of the survey results from the official results...
    Posted to Functional Verification (Weblog) by jvh3 on Tue, Apr 14 2009

  • ESC and "Booth-Centric" vs. "Paper Centric" Shows
    Last Wednesday I walked the floor of the Embedded Systems Conference (ESC) , with the added bonus of catching the panel discussion on "Who's Taking Over Whom - Is EDA moving Into Embedded or Embedded into EDA" supported by Mac (a/k/a Michael McNamara) . While this panel was very engaging...
    Posted to Functional Verification (Weblog) by jvh3 on Mon, Apr 6 2009

  • Why The Reports of EDA's Demise Are Greatly Exaggerated - Part 2
    Part one of this blog looked at what I think are three questionable claims about the EDA industry – that electronics OEMs are going back to internal tool development, that foundries will buy EDA vendors, and that designers aren’t moving to lower process nodes. But whatever the truth of those...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Apr 2 2009

  • Why The Reports of EDA's Demise Are Greatly Exaggerated - Part 1
    For about the first 15 years of my reporting on EDA, which began in 1985, EDA was a dynamic, thriving industry with double-digit annual growth rates and lots of excitement. The last few years have been different. Now the industry press and the blogosphere seem to be filled with negative comments and...
    Posted to Industry Insights (Weblog) by rgoering on Tue, Mar 31 2009

  • DVCon '09 SaaS Panel Thoughts, Part 3
    In my previous posts on the DVCon 2009 panel on Software As A Service, or "SaaS" as it applies to EDA, recall that the main issues that came up were: Security ( the focus of Part 2 of this series ) EDA applications that can clearly benefit from SaaS Bandwidth needs Configuration control Dealing...
    Posted to Functional Verification (Weblog) by jvh3 on Mon, Mar 30 2009

  • DVCon '09 SaaS Panel Thoughts, Part 2
    In my last post on the DVCon 2009 panel on Software As A Service , or " SaaS " as it applies to EDA, recall that the main issues that came up were: * Security * EDA applications that can clearly benefit from SaaS * Bandwidth needs * Configuration control * Dealing with and/or migrating legacy...
    Posted to Functional Verification (Weblog) by jvh3 on Wed, Mar 18 2009

  • Users Report on OVM in a Multi-Language World: Results From DVCon
    The OVM user reports from Xilinx, SiRF, and ST at the DVCon luncheon were real engineer-to-engineer presentations, not the shiny presentations this marketing guy is accustomed to giving. While my partners in blogging have reported on the OVM in a Multi-language World tutorial and luncheon , I wanted...
    Posted to Functional Verification (Weblog) by Adam Sherilog on Thu, Mar 12 2009

  • DVCon '09 SaaS Panel Thoughts, Part 1
    [Preface / Disclaimer: I haven't yet had the pleasure of working closely with Cadence's own Hosted Design Solutions team, so the following will likely reveal ignorance of strategies and solutions that they already have in place to address the issues outlined below. However, given the ideas this...
    Posted to Functional Verification (Weblog) by jvh3 on Wed, Mar 11 2009

  • Summary of a Really Busy DVCon Week
    Joe Hupcey has done his usual fine job of documenting DVCon ( day 1 , day 2 , day 3 ) but I want to take a step back and summarize what has surely been one of the busiest weeks ever for the Cadence functional verification team. Our DVCon activities included a booth in the Expo, an OVM tutorial, an OVM...
    Posted to Functional Verification (Weblog) by tomacadence on Fri, Feb 27 2009

  • DVCon 2009 - Day 3
    Today I was able to cover a paper on "OVM-based Methodology for Low Power Designs", and the panel titled "Mixing Formal Analysis with Simulation: Why, When, Where, and How?" Click here for some annotated photos. Notes: * Given there is much to say about the topic of Low Power in general...
    Posted to Functional Verification (Weblog) by jvh3 on Fri, Feb 27 2009
Page 9 of 10 (96 items) « First ... < Previous 6 7 8 9 10 Next >