Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> DVClub
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
DVClub
ABV
ARM
assertion synthesis
assertion-based verification
assertions
Austin
Broadcom
bug arrival
bug density
bugs
BugScope
CDNLive
coverage
coverage data
coverage metrics
Cyclic
Deal
Duolos
DVCon
e
Enterprise Manager
Enterprise Planner
events
functional coverage
Functional Verification
HP
IBM
Incisive
Industry Insights
Intel
Jing Lee
Li
Mars
MDV
MDV techtorial
metric driven verification (MDV)
Metric-driven verification
metrics
MySQL
NASA
NextOp
Opportunity
Oracle
OVL
OVM
processors
properties
RAM
Rayleigh curve
relational database
Roberts
rovers
Silicon Valley
Sims
Simulation
Simulator
Smith
specman
Spirit
SQL
Sun
SVA
SystemVerilog
Team Specman
Trailblazer
Twitter
UVM
verification
verification closure
verification coverage
verification metrics
verification strategy
videos
VIP
Visual SVA
Yuan Lu
Zazz
Zocalo
DVClub Talk #2: RAM-Resident Database Speeds Verification Coverage Collection
Metric-driven verification provides a great deal of valuable coverage data, but where are you going to store it all? Merging coverage data from hundreds or thousands of parallel simulation runs can pose a huge bottleneck. One way to avoid that bottleneck is to write to a memory-resident relational database...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, Aug 21 2011
DVClub Talk: Software-Inspired Technique Predicts IC Verification Closure
What's the hardest question for a verification manager to answer? Greg Smith, senior verification manager at Oracle, found that out soon after he moved from design into verification at Hewlett-Packard some years ago. The question is, "when will you be done?" At a DVClub Silicon Valley meeting...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Aug 18 2011
DVClub: New User Verification Presentations, Upcoming Free Lunches
For some time now, IC verification engineers have been gathering at quarterly meetings in 10 cities around the world for lunch meetings that include networking and presentations. This happens through DVClub, which has new events coming up for August in Austin and Silicon Valley, and has just posted user...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Aug 9 2011
Video: DVCon and DVClub Case Study: NextOp’s BugScope for Assertion-Based Verification (ABV)
Attendees of the Silicon Valley DVClub this past Tuesday were treated to some real life case studies of new tools that help D&V engineers rapidly create assertions (a full report on this event by Richard Goering is posted here ) . As it turns out, one of these case studies -- the presentation by...
Posted to
Functional Verification
(Weblog)
by
TeamVerify
on Thu, Apr 28 2011
DVClub: Verification Users Discuss Assertion Challenges and Solutions
Assertion-based verification has many advantages, but is not particularly easy to use. At Silicon Valley DVClub April 26, two engineers discussed the benefits and challenges of assertions, and described their experience with two tools that help answer the question, "who's going to write all...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Apr 26 2011
Mars Rover Talk: Engineering In A Different World
The 2004 Mars Rover mission is one of the great engineering triumphs of our time. So when the Silicon Valley DVClub brought in a NASA speaker for its quarterly lunch meeting, I knew it would be inspiring. And it was -- even though it illustrated how different NASA's engineering effort was from contemporary...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Aug 16 2010
Q&A: Why The e Verification Language Is Alive And Well
In spite of rumors about the decline of the e verification language, it's not only still alive but is thriving and growing, according to Mitch Weaver, corporate vice president for front-end verification at Cadence. In this pre-DVCon interview, he answers questions about Cadence and industry support...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Feb 16 2010
Intel Speaker: How to Avoid “Firefighting” in Verification
Can verification engineers gain control over the verification process, and stop being full-time firefighters? With proper planning, communication, and organization, the answer is “yes,” according to Allison Goodman, validation program manager at Intel for client and enterprise solid state...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Feb 1 2010
Why Twitter Is Useful For #EDA
When Twitter first came out, I couldn’t figure out how it could possibly be useful in a professional setting. What can you say in 140 characters or less? “Going to cafeteria for lunch now – thoughts?” It seemed like a restrictive form of instant messaging that could instantly...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Jan 28 2010
Twitter-like Growth For Verification's Trailblazers? (a/k/a A Trailblazer hat tip to new CMO John B.)
I'm not proud to admit that I reacted with envy to the news that Twitter just received a $1 billion valuation . This story inspired further chatter claiming that if Twitter plays their cards right, they could achieve a $5 billion valuation before long. That's right: this fresh new internet combination...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Wed, Sep 23 2009
Page 1 of 2 (12 items) 1
2
Next >