Cadence.com will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST).
Cadence.com login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > DRC/PCB design/DRC error
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

DRC,PCB design,DRC error

  • Edit-Copy generates DRC "Line to thru pin spacing" errors

    Am I missing something on how to make an array of boards? I chose Edit - Copy, provided the spacing I wanted for the boards, the number of boards to create, then clicked "All On" for the "Find" filter. I drew a box around the board, picked my origin, and then placed the new array...
    Posted to PCB Design (Forum) by admin on Thu, Aug 30 2012
  • Allegro PCB Designer : Interlayer Spacing ?

    Hi, I'm currently working with Cadence 16.5 and I would like to add an interlayer spacing constraint for two adjacent layers, in order to prevent interlayer crosstalk between differential pairs. I spent some hours looking for a solution, and I found this post : http://www.cadence.com/Community/forums...
    Posted to PCB Design (Forum) by mxlecanu on Thu, Jul 26 2012
Page 1 of 1 (2 items)