Home > Community > Tags > DDR3/SerDes
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

DDR3,SerDes

  • Allegro PCB SI at DesignCon

    Drop by the Cadence booth at DesignCon to see the latest demonstrations of Allegro PCB SI for both serial link channel analysis as well as high-speed memory interface design verification. In addition to other demos in the booth, be sure to mark your calendars for the Business Forum Panel, Do It Right...
    Posted to PCB Design (Weblog) by Maxwell86 on Fri, Jan 23 2009
  • How stable is your IC Package's PDN?

    There are three goals for a power a delivery network (PDN): sufficiency, efficiency, and stability. Simultaneous switching of Gigahertz speed signals (i.e. DDR3) has made the stability of power a pressing issue in today’s designs. The Cadence SPB 16.2 release has addressed this challenge and will...
    Posted to IC Packaging and SiP (Weblog) by Maxwell86 on Thu, Aug 21 2008
Page 1 of 1 (2 items)