Home > Community > Tags > DC sweep/RFIC
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

DC sweep,RFIC

  • Re: Different op amp gains using different spectre analysis

    Thanks for reply, However I am facing a very strange problem in my simulation, please help me with this: I am running a parametric simulation to experiment & get the optimal bias current of Op-Amp . For this I gave a list of "I_bias" as "5u 7u " in the parametric analysis window...
    Posted to RF Design (Forum) by OneNewBoy on Thu, Mar 21 2013
  • Different op amp gains using different spectre analysis

    Hi all, I am new to analog design. I have created an op-amp schematic and tried to get open loop gain by 2 ways: (Simulation uses cadence virtuoso) 1) Transient analysis: applied a ramp pulse of 0->VDD to +ve input [with a dc value of VDD/2] and kept -ve input to Vdd/2, then plotted Vout vs V+ and...
    Posted to RF Design (Forum) by OneNewBoy on Wed, Mar 20 2013
Page 1 of 1 (2 items)