Home > Community > Tags > DAC/verification/Analog/low power
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

DAC,verification,Analog,low power

  • Mixed-Signal Methodology Guide Sets New Directions for SoCs

    Nearly all systems-on-chip (SoCs) these days are mixed-signal, with increasingly complex analog/mixed-signal (AMS) IP blocks. Meanwhile, analog blocks increasingly contain digital control logic. Yet analog and digital design are still done in relative isolation, using very different methodologies and...
    Posted to Industry Insights (Weblog) by rgoering on Wed, May 30 2012
  • 12 Hot EDA Topics – 78 DAC Demo Sessions

    Whatever your role in the chip or system design process, there is probably a Cadence demo geared to your interests at the Design Automation Conference ( DAC 2012 ) June 3-7 in San Francisco. Cadence has three demo suites at its booth (#1930) and is running one-hour demos from 10:00 am to 5:00 pm Monday...
    Posted to Industry Insights (Weblog) by rgoering on Thu, May 24 2012
Page 1 of 1 (2 items)