Home > Community > Tags > DAC/signoff
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

DAC,signoff

  • Taming the Challenges of IC Design

    AUSTIN, Texas--You want the bad news first or the good news about IC design challenges? Let's start with the bad news: As IC design moves into 20nm and 16nm nodes, the challenges facing not only designers but EDA vendors are extraordinary if the industry is to maintain momentum and design productivity...
    Posted to The Fuller View (Weblog) by Brian Fuller on Wed, Jul 24 2013
  • DAC 2013 Panel: Where’s the Innovation in Timing Signoff?

    Has there been enough innovation in timing signoff? Probably not, given the enormous amount of time that timing signoff and closure can take, especially at advanced nodes where there can be hundreds of multi-mode, multi-corner (MMMC) timing views. At the Design Automation Conference ( DAC 2013 ) Monday...
    Posted to Industry Insights (Weblog) by rgoering on Thu, May 30 2013
  • 12 Hot EDA Topics – 78 DAC Demo Sessions

    Whatever your role in the chip or system design process, there is probably a Cadence demo geared to your interests at the Design Automation Conference ( DAC 2012 ) June 3-7 in San Francisco. Cadence has three demo suites at its booth (#1930) and is running one-hour demos from 10:00 am to 5:00 pm Monday...
    Posted to Industry Insights (Weblog) by rgoering on Thu, May 24 2012
  • Digital and Analog Verification – Round Peg in a Square Hole?

    Recently I wrote about a panel discussion that looked at ways of bridging the gap between analog and digital design. This blog post resulted in a lengthy discussion in a LinkedIn group that brought up the topic of verification. One commentator noted that analog and digital designers have very different...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Feb 9 2012
  • User View: A “Structured” Approach to Managing ECOs

    Engineering change orders (ECOs) are inevitable, but the need to restart chip layouts is not. Engineers at Cisco Systems' ASIC design center in Ottawa, Canada, are having good success with complex functional ECOs using a combination of manual scripts and the Cadence Encounter Conformal ECO Designer...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Jul 7 2011
Page 1 of 1 (5 items)