Home > Community > Tags > DAC/Specman/IES-XL/SystemVerilog
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

DAC,Specman,IES-XL,SystemVerilog

  • Advanced Option Brings New Features to Specman/e Users

    Great news for Specmaniacs -- a new Specman Advanced Option is being announced at the Design Automation Conference (DAC) for Specman/ e users. Three key functionalities in this Option will be: Multi-core Compilation - Close to Nx (N= # cores) speedup in compilation time. Re-Seed/Dynamic Load - Allow...
    Posted to Functional Verification (Weblog) by teamspecman on Fri, Jun 11 2010
  • Specman, e, and EDA360

    The EDA industry is all abuzz over the new vision paper "EDA360 - The Way Forward for Electronic Design" ; and for good reason - in 2010 the electronics world is finally starting to transform in ways that have been long anticipated by Specmaniacs and our "Trailblazer" program partners...
    Posted to Functional Verification (Weblog) by teamspecman on Tue, Jun 8 2010
Page 1 of 1 (2 items)