Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> DAC/EDA360
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
DAC,EDA360
20nm
3D IC
3D-IC
ABV
Accellera VIP TSC
ACE
ADS
advanced node
Agile
AMBA
AMIQ
AMS
Analog
analysis
Android
AOP
app
application
apps
ARM
Arshad
Aspect Oriented Programming
assertion-based verification
Assertion-Driven Simulation
assertions
asssertion-based verification
automation
Bailey
Bakal
Brian
Bruggeman
Cadence Connections
CDNLive
cloud
ClubT
Co-Design
co-development
connectivity
DAC 2011
DAC keynote
David Murray
Denali
Denali Party
Design
Design Automation Conference
Droid
Duolog
DVcon
e
EDA
EDA revenues
EDA Transformation
EDAC
embedded
embedded software
ESL
events
Formal
Formal Analysis
formal verification
Freescale
Funcional Verification
Functional Verification
Gadi Singer
gallery
Gary Smith
High-level Synthesis
HLS
IBM
IES-XL
IEV
IFV
Incisive
Incisive Enterprise Simulator (IES)
Industry Insights
integration
Intel
IP
IP-XACT
Joe Hupcey III
MDV
metric driven verification (MDV)
mixed signal
Mixed-Signal
OVM
OVM-e
Silicon Realization
Singer
SoC
software
Specman
SystemC
SystemVerilog
TLM
TSMC
Twitter
uvm
verification
VHDL
VIP
Intel’s Gadi Singer: Applications Drive New Era Of SoC Design
Embedded/SoC Enablement Day was a new event at the recent Design Automation Conference that promised to "shed light" on where embedded systems meet hardware. It got off to a very enlightening start with a Thursday morning keynote speech by Gadi Singer, vice president and general manager of...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jun 28 2010
DAC Perspective One Week Later
DAC in Anaheim last week was as busy as always, perhaps more so, and of course I arrived back in San Jose to a mountain of work set aside during the show and the run-up to it. But I have dug myself out enough to look back at DAC and make a few observations. First of all, I know that overall attendance...
Posted to
Functional Verification
(Weblog)
by
tomacadence
on Fri, Jun 25 2010
SoC Design Managers Cite IP Integration Challenges
Silicon IP integration has become a major challenge for SoC developers, and there's not much help today from EDA providers or third-party IP vendors. That message came through loud and clear at a Management Day panel at the recent Design Automation Conference, which featured five executives from...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Jun 24 2010
DAC360: Photo blog of DAC 2010 in Anaheim, CA
Click here or on the image below to go to the annotated photo blog of DAC 2010. Images and notes include highlights from: * The Cadence and OVM/UVM booths * Sites around the show floor * Things outside of the expo, including panels, papers, and presentations (Yes, there is more to DAC than booths!) Enjoy...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Tue, Jun 22 2010
DAC Cabbie Taught Me All I Need to Know About Verification
Confidence from competence. Measurement through metrics. Sell without selling. These are the pearls I learned from my cab driver on the way home from DAC. Aside from the core truths they convey, they clearly define the top three verification items I saw at 47th DAC in Anaheim this year. Topping my list...
Posted to
Functional Verification
(Weblog)
by
Adam Sherilog
on Mon, Jun 21 2010
Users, Partners Outline Mixed-Signal Silicon Realization Challenges
A lunch panel at the recent Design Automation Conference provided an inside look at Silicon Realization challenges from a foundry, IP provider, EDA supplier, and EDA user perspective. The panel, moderated by Cadence CMO John Bruggeman, focused heavily on mixed-signal design issues and power management...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jun 21 2010
DAC Keynote 3: EDA Gets Wake-Up Call From Motorola Droid
Iqbal Arshad, corporate vice president of innovation products at Motorola, slept in his office many nights when his team was designing the Motorola Droid smartphone. If he had had better tool support for system-level power management, driver development, system integration, and software-defined hardware...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Jun 17 2010
Gary Smith at DAC: SoC Design Costs Will Come Down
System on chip (SoC) design costs are out of control and headed towards $100 million, but there's relief in sight, according to analyst Gary Smith at a Sunday presentation before the Design Automation Conference (June 14-18). In most respects Gary's speech, titled "Don't Panic! SoC Costs...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, Jun 13 2010
Specman, e, and EDA360
The EDA industry is all abuzz over the new vision paper "EDA360 - The Way Forward for Electronic Design" ; and for good reason - in 2010 the electronics world is finally starting to transform in ways that have been long anticipated by Specmaniacs and our "Trailblazer" program partners...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Jun 8 2010
Q and A: How Silicon Realization Changes IC Design
As described in the EDA360 vision paper , Silicon Realization represents the creation of IP blocks, ICs, or systems-on-chip (SoCs) ready for software integration. But how is it different from EDA as we know it today, what are the challenges, and what solutions are needed? Sandeep Mehndiratta, group director...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jun 7 2010
Page 3 of 4 (31 items)
< Previous
1
2
3
4
Next >