Home > Community > Tags > Custom IC Design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Custom IC Design

  • What’s all the Hoopla with PDKs?

    At a purely technical level, Process Design Kits are fairly innocuous. They are used to enable custom IC design flows. A Process Design Kit (PDK) includes device models, schematic symbols, netlisting procedures and parameterizable cell layout generators. Physical verification rule decks and a parasitic...
    Posted to Custom IC Design (Weblog) by Robin Sarma on Tue, Mar 31 2009
  • Analog Design Validation: What is Your Recipe for Success?

    Every analog circuit design goes through some kind of electrical validation step before release to manufacture. The depth and breadth of this testing depend on the design itself, the end application and of course that all important deadline. When it comes to custom design, there is also an individual...
    Posted to Custom IC Design (Weblog) by Nigel on Tue, Mar 31 2009
  • Virtuoso, the SATs, and The Dark Knight - Part I

    You are probably wondering what Virtuoso has to do with the SATs and The Dark Knight. Well, first of all, it has only been in the past few years (so this, obviously isn’t something I’ve had to do!), but today's high school students now have to answer essay questions on the SAT test, in...
    Posted to Custom IC Design (Weblog) by mrkelly on Mon, Mar 30 2009
  • Automated Digital Block Implementation Using Virtuoso

    Have you ever found yourself laying out a digital block in Virtuoso where you have so many standard cells to place and route that you wish you could use an automated tool to place and route those cells? Maybe you even at one point considered using a Big-Digital P&R tool like Encounter Digital Implementation...
    Posted to Custom IC Design (Weblog) by LayoutWolf on Fri, Mar 27 2009
  • Calculating Large Signal Phase Noise Using Transient Noise Analysis

    My name is Alan Whittaker and I'm in Cadence's Custom IC Proliferation Group. We support Cadence's Technical Field Organization (the AEs) and Cadence customers during the introduction and adoption of new and advanced EDA technologies. I'll be posting here from time to time on methodologies...
    Posted to Custom IC Design (Weblog) by alanw on Thu, Mar 26 2009
  • Moving an Ecosystem

    Recently, a colleague here at Cadence created the image of an ecosystem , whose existence was necessary to sustain the ability to take custom design into new realms of ever increasingly small and complex technologies. He of course was referring to Virtuoso . He asserted that “…that it takes...
    Posted to Custom IC Design (Weblog) by TomC on Mon, Mar 23 2009
  • Virtuoso MMSIM, Bringing Accuracy and Performance to a Neighborhood Near You

    In order to bring our technology and developers closer to you the MMSIM team is currently offering a s eminar/ w orkshop Series. The morning session consists of a technology overview, R&D presentation , and talk on the nuts and bolts of the simulation technology which is then followed by a hands...
    Posted to Custom IC Design (Weblog) by JohnPierce on Fri, Mar 6 2009
  • The Value of Virtuoso as an Ecosystem

    An ecosystem as defined by Webster's is a "system formed by the interaction of a community of organisms with their environment". This describes perfectly the methodologies so common for analog and custom IC design. Unable to strictly rely on automation or synthesis, the custom design flow...
    Posted to Custom IC Design (Weblog) by NewYorkSteve on Thu, Mar 5 2009
  • Video Demo: Spice 2.0 - The ABCs of APS

    Designers have had ubiquitous access to powerful SMP/multicore systems for years but no analog / mixed-signal solution that could fully leverage them. And when dealing with large designs, fastspice and the accuracy loss it induced was often the only recourse. APS represents a new era for spice simulators...
    Posted to Custom IC Design (Weblog) by AMSamirj on Wed, Feb 18 2009
  • Your Virtuoso MMSIM Portfolio 2009 Performance Outlook

    John Pierce, Product Marketing Director for Virtuoso Simulation application gives us some words of wisdom when it comes to getting the most from your simulation investment in 2009. John writes: “In 2008 your investment in Virtuoso MMSIM had tremendous returns: Spectre ‘Turbo’ Technology...
    Posted to Custom IC Design (Weblog) by deana on Tue, Feb 10 2009
Page 10 of 12 (111 items) « First ... < Previous 8 9 10 11 12 Next >